JPS5958922A - Automatic gain control system - Google Patents
Automatic gain control systemInfo
- Publication number
- JPS5958922A JPS5958922A JP16892682A JP16892682A JPS5958922A JP S5958922 A JPS5958922 A JP S5958922A JP 16892682 A JP16892682 A JP 16892682A JP 16892682 A JP16892682 A JP 16892682A JP S5958922 A JPS5958922 A JP S5958922A
- Authority
- JP
- Japan
- Prior art keywords
- gain
- value
- section
- level
- initial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/04—Control of transmission; Equalising
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Control Of Amplification And Gain Control (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
【発明の詳細な説明】
a 分 野
本発明は、受イ=信号のレベルを安定化するための自動
利得制御方式に関し、特に利得制御する際の初期オ11
得を最適に設定し得る自動利得制御方式。DETAILED DESCRIPTION OF THE INVENTION Field: The present invention relates to an automatic gain control method for stabilizing the level of a received signal, and in particular to an automatic gain control method for stabilizing the level of a received signal.
Automatic gain control method that can optimally set the gain.
b 従来技術と問題点
回線ヒの変調信号からデータを再生するモデム(質復鯛
装置)lこおいては、一般CC9信信誉のレベルを安定
化させるため、回線の変動に追従し得る自動利得制御手
法を操用している。b. Prior art and problems A modem (quality recovery device) that reproduces data from the modulated signal of the line.l In this case, in order to stabilize the level of general CC9 trust, an automatic gain that can follow fluctuations in the line is used. Manipulating control methods.
また、こうした装置は受信イぎ号をアナログ信号からA
D変換した後、AD変換さ扛たデジタル値を使用して利
得制御する事が行わrしている。In addition, these devices convert the received key signal into an analog signal.
After D conversion, gain control is performed using the AD converted digital value.
更に、デジタル’1t11御を採用した場合、利得制御
のための利得調整値或は制御力を、瞬時にして変化させ
得るので、一般lこ受信信号値から受信信号のレベルを
算出し、算出さnたレベルlと対応した初期利得を1時
にして得、所謂引込み時間を単縮する事が考えられてい
る。Furthermore, when digital '1t11 control is adopted, the gain adjustment value or control force for gain control can be changed instantaneously, so generally the received signal level is calculated from the received signal value. It has been considered to obtain an initial gain corresponding to level l at 1 o'clock, thereby shortening the so-called pull-in time.
しかしながら、こうした従来の手法であると、初期利得
の算出は、受信信号のレベル値をそのまま利用している
ため、大きな変動から小さな変動迄を吸収できる利得調
整値を得るようにするlこは大きな入力レンジを必要と
する欠点を有している。However, with these conventional methods, the initial gain calculation uses the level value of the received signal as is, so it is difficult to obtain a gain adjustment value that can absorb from large fluctuations to small fluctuations. It has the disadvantage of requiring an input range.
更に、従来の手法では、レンジを太きいもの【こし、且
つ精度を士げると、データのビット数が増加し7、初期
利得を算出するのに極めてM雑な大がかりな演算処理を
必要とするという欠点も有している。Furthermore, in the conventional method, when the range is widened and the precision is reduced, the number of data bits increases7, and calculation of the initial gain requires extremely complex and large-scale calculation processing. It also has the disadvantage of
C発明の目的
本発明は」二連した従来の欠点を増除き、大きな入力レ
ンジを、演算処理のために必要とせず積度の高い自動利
得制御方式を堤供する(こある。C. OBJECTS OF THE INVENTION The present invention overcomes the two drawbacks of the prior art and provides an automatic gain control method that does not require a large input range for arithmetic processing and is highly integrated.
d 発明の棉成
上記目的5:達成するために本発明においては、受信信
号のレベルに対応した演算処即部で初期利イλ)調整値
を得るようにしたものである。d. Accomplishment of the Invention In order to achieve the above object 5, in the present invention, an initial gain (λ) adjustment value is obtained in an arithmetic processing unit corresponding to the level of a received signal.
以下実施例により詳述する。This will be explained in detail below using examples.
e 実施例
第1図は本発明の一実施例の機能・アルゴリズムを示す
ブロック図である。e. Embodiment FIG. 1 is a block diagram showing the functions and algorithms of an embodiment of the present invention.
図中r&Z受信信号であり、アナログ受信1g号がAD
f換さ!Lディジタル値となっているものである。また
1は入力レベル算出部、2(J入力レベル判定部、3は
スイッチ、4.4’、5は利得係敬演η部であり、各々
公知の手法によって入力レベルから利得調整値を算出す
るもの、6は利得制御部であり、利得調整さ扛た受信信
号を出力するものである。In the figure, the r&Z reception signal is the analog reception signal 1g, and the AD
Change f! This is an L digital value. Further, 1 is an input level calculating section, 2 (J input level determining section, 3 is a switch, 4.4', and 5 is a gain adjustment η section, each of which calculates a gain adjustment value from the input level by a known method. 6 is a gain control section which outputs a gain-adjusted received signal.
動作を説明する。Explain the operation.
初期時、所謂引込み時においては、スイッチ10が作動
軟便ζこされる。受信され、AD変換された受信信号値
は、スイッチ]0を介し入力レベル算出部2に供給され
る。At the initial stage, the so-called retraction stage, the switch 10 is activated. The received and AD-converted received signal value is supplied to the input level calculation unit 2 via switch ]0.
入力レベル算出部11こおいては、入力信号値の絶対値
自乗部1aにおいて、入力信号の絶対値を取り、自乗し
た信号値を出力する。出力された絶対値の自乗値は、累
剛部lbで累計さ才する。累計一部lbが、入力信号値
のレベルを判定する(こ十分な数nだけ、入力信号値を
累計すると、乗算部1dにその累計値を出力する。乗算
部1dlこは、定θ発生部ICから一ヒ記累計数の逆P
l−の値が供給さnでおり、乗数部は、この値°1゛′
と当該累計値とを乗算する。In the input level calculation unit 11, an input signal value absolute value squaring unit 1a takes the absolute value of the input signal and outputs the squared signal value. The square value of the output absolute value is accumulated in the cumulative part lb. The cumulative total part lb determines the level of the input signal value (when the input signal values are cumulatively accumulated for a sufficient number n, the cumulative value is output to the multiplication unit 1d. The multiplication unit 1dl is a constant θ generation unit Inverse P of cumulative number from IC
The value of l- is supplied n, and the multiplier part is
and the corresponding cumulative value are multiplied.
こnにより入力信号の平均レベル値が算出されたことと
なる。This means that the average level value of the input signal has been calculated.
この平均レベル値は入力レベル判定部2及びレベル変換
部3に供給される。This average level value is supplied to the input level determining section 2 and the level converting section 3.
入力レベル判定部2は、各々異る待敬のスライスレベル
値、この場合2つのスライスレベル1ilfAi、A会
を発生する足截発生部2g、2cを有している。The input level determining unit 2 has foot cutting generating units 2g and 2c that generate different slice level values, in this case two slice levels 1ilfAi and A-kai.
減算部2b、2dは、前述の如くして得ら扛た平均入力
レベル値からこのスライスレベル値A1・。The subtractors 2b and 2d calculate this slice level value A1 from the average input level value obtained as described above.
A2を減算する。極性判定部2e、2fは減算された値
の極性を判定する。これにより上記平均入力レベル値が
、どのレンジに存在するか知ることができる。例えば、
スライスレベル値の大きさfこA、〉A 、なる関係を
持たせ、平均入力レベルを値Xとすると、平均入力レベ
ルXの大きさに応じ極性判定部2e、2fからは入力レ
ンジ(こ応じ、各々異る組合せの次表の出力が得られる
ことになる。Subtract A2. The polarity determination units 2e and 2f determine the polarity of the subtracted value. This makes it possible to know in which range the average input level value exists. for example,
If the magnitude of the slice level value is given the relationship fkoA, >A, and the average input level is the value X, then the input range (according to , the following table of outputs will be obtained for each different combination.
表
スイッチ3は、この極性判定部2e、2fからの極性判
定データ(データの論理は上表に0で示される)に基き
、平均入力レベル値を利得演算部4゜4′、5の内の何
れか一つの演算部に供給する。The table switch 3 calculates the average input level value from the gain calculation units 4°4' and 5 based on the polarity determination data from the polarity determination units 2e and 2f (the logic of the data is indicated by 0 in the table above). It is supplied to one of the arithmetic units.
第2図は、受信信号レベルに対する公知の利得調整値を
示す図である。図中、第1図に用いたものと同じものは
同一記号が付して示される。同図1こおいて、受信信号
レベルの振幅が目標振幅りより大きい場合は、利得調整
値は1より小さく、また逆に目標振幅りより小さい場合
は利得調整値はこの曲線lこ従って1以下の値を取るよ
うにされている。FIG. 2 is a diagram showing known gain adjustment values for received signal levels. In the figure, the same parts as those used in FIG. 1 are indicated with the same symbols. In Figure 1, when the amplitude of the received signal level is larger than the target amplitude, the gain adjustment value is less than 1, and conversely, when it is smaller than the target amplitude, the gain adjustment value is 1 or less according to this curve. It is set to take the value of .
第1図における上述した各利得演算部4.4’。Each of the above-mentioned gain calculation units 4.4' in FIG.
5は、各々利得演算部4が、x ) A 、の領域の利
得調整値を、利得演算部4/がx (A 2の飴域の利
得調整値を、利得演算部5がAt〉x>Atの利得調整
値を夫々演算出力する。従って前述の如くスイッチ31
こより平均入力レベル値が供給された利得演算部のみが
動作して演算結果を利得制御部6Iこ出力する。5, the gain calculation unit 4 calculates the gain adjustment value in the region x ) A , the gain calculation unit 4 / calculates the gain adjustment value in the candy area x The gain adjustment values of At are calculated and output respectively.Therefore, as described above, the switch 31
Therefore, only the gain calculation section to which the average input level value is supplied operates and outputs the calculation result to the gain control section 6I.
利得制御部6は、スイッチ6aを備える。ス・yチロa
は初期時、つまり信号引込み時lこは、ベル変換部5の
u1カする利得調整値を、利得タグレジスタ6blこセ
ットする様作動している。(のため、前述の如くして得
らnた初期の利得11J値は、タッグレジスタ6biこ
セットできる。こ6時点でスイッチ1oは復旧し、初期
化のためのり理を終了する。The gain control section 6 includes a switch 6a. Su・ychiroa
At the initial stage, that is, at the time of signal pull-in, the gain tag register 6b is operated to set the gain adjustment value of the bell converter 5 u1. (Thus, the initial gain 11J value obtained as described above can be set in the tag register 6bi. At this point in time, the switch 1o is restored and the process for initialization is completed.
タップレジスタ6bに初期利得調整値がセットされると
、受信信号値、当該りシブレジスタ61の利″4?A整
値と乗r部6cにおいて乗算され、オ得の調整された牛
゛信信号値として外部に出方さrる。When the initial gain adjustment value is set in the tap register 6b, the received signal value is multiplied by the corresponding gain 4? It is output externally as a value.
第11得制御部6は、一旦初期利得調整値がタッグレジ
スタにセットされると、スイッチ6aを初空えて、J1
1得調整部6dにタッグレジスタ6bを押続する。Once the initial gain adjustment value is set in the tag register, the eleventh gain control unit 6 first empties the switch 6a and J1
1 Press and hold the tag register 6b on the gain adjustment section 6d.
利得調整部6dは、公知の利得調整を調整はれた受信信
号値の変動を監視し々から、タッグレジスタ6b値を可
変する事によって行なう。The gain adjustment unit 6d performs a known gain adjustment by monitoring fluctuations in the adjusted received signal value and then varying the value of the tag register 6b.
ff 発明の効果
ン υ土述べた様に本発明によれば、利得調整値
の演算は、入力レベルのレンジに対応する演算部で行う
ことができ、大きな利得又は小さな利得を得た る
ための演算は中間レンジの演算より精度良く行)
える様利得演算部を構成でき、高速に引込みも可本
能となる効果を奏する・ff Effects of the Invention According to the present invention, as described above, the gain adjustment value can be calculated in the calculation section corresponding to the input level range, and the gain adjustment value can be calculated in the calculation section corresponding to the input level range. Calculations are performed more accurately than intermediate range calculations)
The gain calculation section can be configured to allow for high-speed retrieval.
Produces a powerful effect.
第1図は本発明の一実施例の機能及びアルゴリズムを説
明するためのブロック図、第2図は入力1 レベル
振幅、利得調臀値特性を示す図である。
軍部、6は利得制御部である。FIG. 1 is a block diagram for explaining functions and algorithms of an embodiment of the present invention, and FIG. 2 is a diagram showing input 1 level amplitude and gain adjustment hip value characteristics. 6 is a gain control section.
Claims (1)
、該受信信号の利得を調整する利得制御方式において、
受信信号のレベルを判定し、判定されたレベルに対応す
る利得演算部によって利得調整値を得、該演算部の利得
調整値を、初期の利得調整値として使用して該受信信号
の利得を調整することを特徴とする自動利得flt!制
御方式。Received signal level x! In a gain control method that adjusts the gain of the received signal by a gain adjustment value that follows s,
Determine the level of the received signal, obtain a gain adjustment value by a gain calculation unit corresponding to the determined level, and use the gain adjustment value of the calculation unit as an initial gain adjustment value to adjust the gain of the reception signal. Automatic gain flt! control method.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16892682A JPS5958922A (en) | 1982-09-28 | 1982-09-28 | Automatic gain control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16892682A JPS5958922A (en) | 1982-09-28 | 1982-09-28 | Automatic gain control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5958922A true JPS5958922A (en) | 1984-04-04 |
Family
ID=15877105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16892682A Pending JPS5958922A (en) | 1982-09-28 | 1982-09-28 | Automatic gain control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5958922A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6118222A (en) * | 1984-07-04 | 1986-01-27 | Mitsubishi Electric Corp | Gain controller |
JPS6162218A (en) * | 1984-09-03 | 1986-03-31 | Nec Corp | Automatic gain control system |
JPS623529A (en) * | 1985-06-29 | 1987-01-09 | Nec Corp | Automatic gain control circuit |
JPS6251318A (en) * | 1985-08-30 | 1987-03-06 | Japan Radio Co Ltd | Automatic gain control circuit |
WO2002011333A1 (en) * | 2000-08-01 | 2002-02-07 | Fujitsu Limited | Amplitude limiting circuit and code-multiplexing signal transmitter performing amplitude limiting |
-
1982
- 1982-09-28 JP JP16892682A patent/JPS5958922A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6118222A (en) * | 1984-07-04 | 1986-01-27 | Mitsubishi Electric Corp | Gain controller |
JPH0220176B2 (en) * | 1984-07-04 | 1990-05-08 | Mitsubishi Electric Corp | |
JPS6162218A (en) * | 1984-09-03 | 1986-03-31 | Nec Corp | Automatic gain control system |
JPH0522404B2 (en) * | 1984-09-03 | 1993-03-29 | Nippon Denshin Denwa Kk | |
JPS623529A (en) * | 1985-06-29 | 1987-01-09 | Nec Corp | Automatic gain control circuit |
JPS6251318A (en) * | 1985-08-30 | 1987-03-06 | Japan Radio Co Ltd | Automatic gain control circuit |
WO2002011333A1 (en) * | 2000-08-01 | 2002-02-07 | Fujitsu Limited | Amplitude limiting circuit and code-multiplexing signal transmitter performing amplitude limiting |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2001046795A3 (en) | Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic | |
AU2002229135A1 (en) | Apparatus and methods for monitoring and controlling power amplifier linearity using detected fundamental and harmonic components | |
JP2000216682A5 (en) | ||
CN105141312A (en) | Digital background calibration algorithm for clock skew in N-channel time-interleaved analog-to-digital converter | |
JPS5958922A (en) | Automatic gain control system | |
US6064212A (en) | Method for determining the transmission characteristics of an electric line | |
US6525577B2 (en) | Apparatus and method for reducing skew of a high speed clock signal | |
JP2006025365A (en) | D/a converter with offset compensation function, and offset compensation method of d/a converter | |
JPS5958923A (en) | Automatic gain control system | |
JP2004015660A (en) | Distortion compensator | |
CA2028230A1 (en) | Arithmetic circuit for calculating and accumulating absolute values of the difference between two numerical values | |
JP2001345762A (en) | Method for generating signal | |
KR20000031136A (en) | Direct digital frequency synthesizer | |
JPS63156460A (en) | Timing extraction system | |
JPH0555917A (en) | A/d converter | |
JPH0531327B2 (en) | ||
JP2624047B2 (en) | Doppler Center Frequency Calculator for Synthetic Aperture Radar | |
JP2745937B2 (en) | Transmission level control circuit | |
KR19980058152A (en) | Phase tracking loop circuit | |
SU1111182A1 (en) | Device for automatic tuning of gain factor of random signal | |
CN115297538A (en) | High-precision digital power real-time control method | |
JP2003110422A (en) | Skew adjustment circuit, signal generator and skew adjustment method | |
RU2012029C1 (en) | Non-linear correcting device | |
KR19990015647A (en) | Time delay correction device and method | |
JP2754772B2 (en) | Signal generator |