JPS5956842U - T flip-flop circuit - Google Patents
T flip-flop circuitInfo
- Publication number
- JPS5956842U JPS5956842U JP14943582U JP14943582U JPS5956842U JP S5956842 U JPS5956842 U JP S5956842U JP 14943582 U JP14943582 U JP 14943582U JP 14943582 U JP14943582 U JP 14943582U JP S5956842 U JPS5956842 U JP S5956842U
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop circuit
- circuit
- output
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１Ｎ：本考案Ｔフリップフロップの回路図、第２図二
Ｔフリップフロップを用いたタイマの回路図。
符号、Ｔｒ；ＰＮＰ型トランジスタ、ＮＧＩ、ＮＧ２：
ナンドゲート。1N: A circuit diagram of a T flip-flop according to the present invention; FIG. 2 is a circuit diagram of a timer using two T flip-flops. Code, Tr; PNP transistor, NGI, NG2:
Nando Gate.
Claims (1)
おいて、 一方の出力をＰＮＰ型トランジスタのベースに接続し、
当該トランジスタを介して出力するように成したことを
特徴とする１７９７１７０７１回路。[Claims for Utility Model Registration] In the 179717071 circuit using two Nant gates, one output is connected to the base of a PNP transistor,
179717071 circuit characterized in that it is configured to output through the transistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14943582U JPS5956842U (en) | 1982-09-30 | 1982-09-30 | T flip-flop circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14943582U JPS5956842U (en) | 1982-09-30 | 1982-09-30 | T flip-flop circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5956842U true JPS5956842U (en) | 1984-04-13 |
Family
ID=30331722
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14943582U Pending JPS5956842U (en) | 1982-09-30 | 1982-09-30 | T flip-flop circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5956842U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5317146B2 (en) * | 1973-02-19 | 1978-06-06 |
-
1982
- 1982-09-30 JP JP14943582U patent/JPS5956842U/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5317146B2 (en) * | 1973-02-19 | 1978-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5996937U (en) | Schmitt trigger circuit | |
| JPS5956842U (en) | T flip-flop circuit | |
| JPS58115799U (en) | Piezoelectric speaker control device | |
| JPS58122118U (en) | constant current circuit | |
| JPS5842944U (en) | integrated circuit device | |
| JPS5843753U (en) | relay circuit | |
| JPS58138119U (en) | Power supply circuit using CMOSIC for logic | |
| JPS6014536U (en) | switch circuit | |
| JPS59189336U (en) | input circuit | |
| JPS5811330U (en) | Waveform shaping circuit | |
| JPS5996914U (en) | amplifier circuit | |
| JPS594126U (en) | Switch with built-in diode | |
| JPS58164326U (en) | Output circuit | |
| JPS6020098U (en) | Output circuit | |
| JPS5915133U (en) | Initial reset circuit | |
| JPS59174741U (en) | digital integrated circuit | |
| JPS5999457U (en) | IC protection circuit | |
| JPS58129744U (en) | T flip-flop circuit with priority circuit | |
| JPS5992679U (en) | Bread with mandarin oranges | |
| JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
| JPS62201532U (en) | ||
| JPS58153883U (en) | transparent many dice | |
| JPS59162690U (en) | Clock with movable decorative body | |
| JPS60160620U (en) | crystal oscillator | |
| JPS59195754U (en) | Photocoupler |