JPS59502090A - Ｎ個のうちのｍ個のコ−ドを用いる速度自在ア−ビタスイッチ - Google Patents
Ｎ個のうちのｍ個のコ−ドを用いる速度自在ア−ビタスイッチInfo
- Publication number
- JPS59502090A JPS59502090A JP59500090A JP50009084A JPS59502090A JP S59502090 A JPS59502090 A JP S59502090A JP 59500090 A JP59500090 A JP 59500090A JP 50009084 A JP50009084 A JP 50009084A JP S59502090 A JPS59502090 A JP S59502090A
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- port
- arbiter
- character
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims description 11
- 239000011159 matrix material Substances 0.000 claims description 9
- 239000000872 buffer Substances 0.000 description 46
- 230000007704 transition Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 230000008859 change Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 241000238413 Octopus Species 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- KRTSDMXIXPKRQR-AATRIKPKSA-N monocrotophos Chemical compound CNC(=O)\C=C(/C)OP(=O)(OC)OC KRTSDMXIXPKRQR-AATRIKPKSA-N 0.000 description 1
- 235000002020 sage Nutrition 0.000 description 1
- 210000002784 stomach Anatomy 0.000 description 1
- 238000010415 tidying Methods 0.000 description 1
- 235000021419 vinegar Nutrition 0.000 description 1
- 239000000052 vinegar Substances 0.000 description 1
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US443967 | 1982-11-23 | ||
| PCT/US1983/001803 WO1984002239A1 (en) | 1982-11-23 | 1983-11-18 | Speed independent arbiter switch employing m-out-of-n codes |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59502090A true JPS59502090A (ja) | 1984-12-13 |
| JPH0253983B2 JPH0253983B2 (en:Method) | 1990-11-20 |
Family
ID=22175583
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59500090A Granted JPS59502090A (ja) | 1982-11-23 | 1983-11-18 | Ｎ個のうちのｍ個のコ−ドを用いる速度自在ア−ビタスイッチ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59502090A (en:Method) |
-
1983
- 1983-11-18 JP JP59500090A patent/JPS59502090A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0253983B2 (en:Method) | 1990-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Grover | Quantum mechanics helps in searching for a needle in a haystack | |
| EP0081819B1 (en) | A selector switch for a concurrent network of processors | |
| US3601809A (en) | Addressable list memory systems | |
| US4518960A (en) | Speed independent selector switch employing M-out-of-N codes | |
| EP0104802A2 (en) | Five port module as a node in an asynchronous speed independent network of concurrent processors | |
| US4481623A (en) | Speed independent arbiter switch employing M-out-of-N codes | |
| Lehmann | On a theorem of Bahadur and Goodman | |
| JPH09502818A (ja) | マルチポート共有メモリインタフェースおよび関連の方法 | |
| US20050125590A1 (en) | PCI express switch | |
| JPS63129425A (ja) | デ−タ処理装置 | |
| US4475188A (en) | Four way arbiter switch for a five port module as a node in an asynchronous speed independent network of concurrent processors | |
| US6745265B1 (en) | Method and apparatus for generating status flags in a memory device | |
| US6700825B1 (en) | Implementation of a multi-dimensional, low latency, first-in first-out (FIFO) buffer | |
| US4307378A (en) | Four-wire speed independent selector switch for digital communication networks | |
| EP1355319B1 (en) | Content addressable memory system | |
| JPS59502090A (ja) | Ｎ個のうちのｍ個のコ−ドを用いる速度自在ア−ビタスイッチ | |
| Moore et al. | Counting distinct strings | |
| CN113626364A (zh) | 一种高速串行接口以及用于高速串行接口的转换电路 | |
| US10719387B2 (en) | Memory interface with tamper-evident features to enhance software security | |
| WO1984001078A1 (en) | Four way selector switch for a five port module as a node in an asynchronous speed independent network of concurrent processors | |
| US5257385A (en) | Apparatus for providing priority arbitration in a computer system interconnect | |
| US7035908B1 (en) | Method for multiprocessor communication within a shared memory architecture | |
| JP3013800B2 (ja) | 非同期ｆｉｆｏ回路 | |
| Heubach et al. | Avoidance of partially ordered patterns in compositions | |
| Georgescu et al. | A New Approach to Communicating X-Machine Systems. |