JPS5939575U - noise reduction circuit - Google Patents
noise reduction circuitInfo
- Publication number
- JPS5939575U JPS5939575U JP13374582U JP13374582U JPS5939575U JP S5939575 U JPS5939575 U JP S5939575U JP 13374582 U JP13374582 U JP 13374582U JP 13374582 U JP13374582 U JP 13374582U JP S5939575 U JPS5939575 U JP S5939575U
- Authority
- JP
- Japan
- Prior art keywords
- output
- noise signal
- subtraction
- limiter
- large amplitude
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Picture Signal Circuits (AREA)
- Noise Elimination (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来のノイズリダクション回路を示すブロック
図、第2図はその各部の信号を示す信号波形図、第3図
は本考案によるノイズリダクション回路の一実施例を示
すブロック図、第4図はその各部の信号を示す信号波形
図である。
1・・・ノイズリダクション回路、2・・・バイパスフ
ィルタ、3・・・ノイズ抽出回路、4・・・リミッタ、
5゛・・・遅延回路、6・・・減算回路、7・・・位相
進め回路、11・・・大振幅波形部補正回路、12・・
・バイパスフィルタ、13・・・リミッタ、14・・・
レベル調整回路、15・・・減算回路。Fig. 1 is a block diagram showing a conventional noise reduction circuit, Fig. 2 is a signal waveform diagram showing signals of each part thereof, Fig. 3 is a block diagram showing an embodiment of the noise reduction circuit according to the present invention, Fig. 4 is a signal waveform diagram showing signals of each part. 1... Noise reduction circuit, 2... Bypass filter, 3... Noise extraction circuit, 4... Limiter,
5... Delay circuit, 6... Subtraction circuit, 7... Phase advance circuit, 11... Large amplitude waveform part correction circuit, 12...
・Bypass filter, 13...Limiter, 14...
Level adjustment circuit, 15... subtraction circuit.
Claims (1)
を順次通過させることにより大振幅波形部を含む抽出ノ
イズ信号を得、この抽出ノイズ信号を減算入力として受
ける第1の減算回路において上記映像信号から減算する
ことによって上記映像信号のノイズ成分を除去するよう
になされたノイズリダクション回路において、上記映像
信号を受けかつ上記第1のバイパスフィルタのカットオ
フ周波数より低いカットオフ周波数をもつ第2のバイパ
スフィルタと、この第2のバイパスフィルタの出力を受
けてその出力に含まれる大振幅波形部の立上り時間を上
記抽出ノイズ信号の対応する大振幅波形部の立上り時間
幅とほぼ等しくするような振幅制限特性をもつ第2のリ
ミッタと、この第2のリミッタの出力を受けて当該出力
に含まれる大振幅波形部の振幅値を上記抽出ノイズ信号
の対応す゛る大振幅波形部の振幅値とほぼ等しくするよ
うに出力レベルを抑圧するレベル調整回路と、上記抽出
ノイズ信号から上記レベル調整回路の出力を減算して当
該減算出力を上記第1の減算回路への上記減算入力とし
て送出する第2の減算回路とを具えることを特徴とする
ノイズリダクション回路。A video signal is sequentially passed through a first bypass filter and a first limiter to obtain an extracted noise signal including a large amplitude waveform portion, and a first subtraction circuit that receives this extracted noise signal as a subtraction input extracts the extracted noise signal from the video signal. a second bypass filter that receives the video signal and has a cutoff frequency lower than the cutoff frequency of the first bypass filter; and an amplitude limiting characteristic that receives the output of the second bypass filter and makes the rise time of the large amplitude waveform part contained in the output almost equal to the rise time width of the corresponding large amplitude waveform part of the extracted noise signal. a second limiter having a second limiter, and receiving an output of the second limiter so as to make the amplitude value of a large amplitude waveform portion included in the output approximately equal to the amplitude value of the corresponding large amplitude waveform portion of the extracted noise signal. a level adjustment circuit that suppresses the output level of the noise signal; and a second subtraction circuit that subtracts the output of the level adjustment circuit from the extracted noise signal and sends the subtraction output as the subtraction input to the first subtraction circuit. A noise reduction circuit characterized by comprising:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13374582U JPS5939575U (en) | 1982-09-02 | 1982-09-02 | noise reduction circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13374582U JPS5939575U (en) | 1982-09-02 | 1982-09-02 | noise reduction circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5939575U true JPS5939575U (en) | 1984-03-13 |
Family
ID=30301586
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13374582U Pending JPS5939575U (en) | 1982-09-02 | 1982-09-02 | noise reduction circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5939575U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60143028A (en) * | 1983-12-29 | 1985-07-29 | Matsushita Electric Ind Co Ltd | Noise reducing device |
DE3819725A1 (en) * | 1987-06-09 | 1989-01-05 | Sony Corp | CIRCUIT FOR ELIMINATING A NOISE SIGNAL |
-
1982
- 1982-09-02 JP JP13374582U patent/JPS5939575U/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60143028A (en) * | 1983-12-29 | 1985-07-29 | Matsushita Electric Ind Co Ltd | Noise reducing device |
DE3819725A1 (en) * | 1987-06-09 | 1989-01-05 | Sony Corp | CIRCUIT FOR ELIMINATING A NOISE SIGNAL |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60153061U (en) | Noise removal circuit | |
JPS5939575U (en) | noise reduction circuit | |
JPS5946042U (en) | FM receiver | |
JPS6361888U (en) | ||
JPS59106265U (en) | automatic fine tuning circuit | |
JPS58191771U (en) | Noise reduction control circuit | |
JPS6266480U (en) | ||
JPS58147367U (en) | Video signal recording and reproducing circuit | |
JPS5866771U (en) | Audio detection circuit | |
JPS6411063U (en) | ||
JPS6098160U (en) | noise cancellation circuit | |
JPS60177540U (en) | video noise reduction circuit | |
JPS588213U (en) | High frequency switching circuit | |
JPS60127086U (en) | Y/C separator | |
JPS61118150U (en) | ||
JPS5816927U (en) | Intermediate frequency filter circuit for television receivers | |
JPS6157662U (en) | ||
JPS6055171U (en) | Horizontal synchronization signal generation circuit | |
JPS5861543U (en) | Low-pass filter for emitter-coupled logic circuits | |
JPS5946053U (en) | Multipath distortion improvement circuit | |
JPS58114627U (en) | Receiver tuning correction circuit | |
JPS5861578U (en) | Audio subcarrier separation circuit | |
JPS59106235U (en) | Line input/output circuit | |
JPS60107999U (en) | sound effects equipment | |
JPS58116378U (en) | Color television receiver circuit |