JPS593644A - ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路 - Google Patents

ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Info

Publication number
JPS593644A
JPS593644A JP57114282A JP11428282A JPS593644A JP S593644 A JPS593644 A JP S593644A JP 57114282 A JP57114282 A JP 57114282A JP 11428282 A JP11428282 A JP 11428282A JP S593644 A JPS593644 A JP S593644A
Authority
JP
Japan
Prior art keywords
circuit
bit
full adder
mod
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57114282A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6229821B2 (enExample
Inventor
Yukihiro Okada
行弘 岡田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP57114282A priority Critical patent/JPS593644A/ja
Publication of JPS593644A publication Critical patent/JPS593644A/ja
Publication of JPS6229821B2 publication Critical patent/JPS6229821B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
JP57114282A 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路 Granted JPS593644A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114282A JPS593644A (ja) 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114282A JPS593644A (ja) 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Publications (2)

Publication Number Publication Date
JPS593644A true JPS593644A (ja) 1984-01-10
JPS6229821B2 JPS6229821B2 (enExample) 1987-06-29

Family

ID=14633927

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114282A Granted JPS593644A (ja) 1982-06-30 1982-06-30 ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路

Country Status (1)

Country Link
JP (1) JPS593644A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6154722A (ja) * 1984-08-27 1986-03-19 Ricoh Co Ltd 演算回路

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102585082B1 (ko) * 2019-03-19 2023-10-05 현대모비스 주식회사 전동식 파워 스티어링 시스템의 걸림감 보상 장치 및 방법
KR102791566B1 (ko) * 2020-04-13 2025-04-03 현대자동차주식회사 전동식 조향 시스템의 제어 장치 및 방법

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6154722A (ja) * 1984-08-27 1986-03-19 Ricoh Co Ltd 演算回路

Also Published As

Publication number Publication date
JPS6229821B2 (enExample) 1987-06-29

Similar Documents

Publication Publication Date Title
Mohan RNS-To-Binary Converter for a New Three-Moduli Set $\{2^{{n}+ 1}-1, 2^{n}, 2^{n}-1\} $
EP0365555B1 (en) Method and apparatus for error correction
EP0061345B1 (en) Processing circuits for operating on digital data words which are elements of a galois field
US7131055B2 (en) Fast bit-parallel Viterbi decoder add-compare-select circuit
JP2015512585A (ja) 非バイナリ線形ブロックコードの並列符号化
CN101273532B (zh) 解码装置及接收装置
US5140595A (en) Burst mode error detection and definition
JPS593644A (ja) ガロア体ＧＦ（２ｎ）におけるｍｏｄ（２ｎ−１）演算回路
EP0264784B1 (en) Convolutional encoder
CN109462458B (zh) 一种多级流水电路实现并行crc的方法
JPS63216132A (ja) カウンタ回路
JP2963018B2 (ja) リード・ソロモン誤り訂正符号復号化回路
CN102118225A (zh) 基于多索引表的任意位多项式除法类型编码的编解码方法
Saleh et al. Novel serial–parallel multipliers
JP2621535B2 (ja) 符号変換回路
JPH0869372A (ja) ２進乗算器
CN110504975B (zh) 一种crc并行编解码方法及基于其的编解码器
Wei VLSI architectures of divider for finite field GF (2/sup m/)
Zhang et al. A 3.01 mm 2 65.38 Gb/s Stochastic LDPC Decoder for IEEE 802.3 an in 65 nm
JP3191442B2 (ja) ビタビ復号用演算装置
JP4042215B2 (ja) 演算処理装置およびその方法
JP2797569B2 (ja) ユークリッドの互除回路
Kerdock et al. A new theorem about the Mattson-Solomon polynomial, and some applications
JPH0774655A (ja) 誤り訂正符号化器
JP3268926B2 (ja) 誤り訂正回路