JPS5935015A - Preparation of silicon film - Google Patents

Preparation of silicon film

Info

Publication number
JPS5935015A
JPS5935015A JP14204982A JP14204982A JPS5935015A JP S5935015 A JPS5935015 A JP S5935015A JP 14204982 A JP14204982 A JP 14204982A JP 14204982 A JP14204982 A JP 14204982A JP S5935015 A JPS5935015 A JP S5935015A
Authority
JP
Japan
Prior art keywords
silicon film
sputtering
inert gas
hydrogen
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14204982A
Other languages
Japanese (ja)
Inventor
Tadashi Serikawa
正 芹川
Akio Okamoto
章雄 岡本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP14204982A priority Critical patent/JPS5935015A/en
Publication of JPS5935015A publication Critical patent/JPS5935015A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To form a silicon film having a uniform distribution and small electric resistance on a substrate, by making a silicon film in a hydrogen-containing inert gas atmosphere by sputtering method, heat-treating it. CONSTITUTION:In the preparation of silicon film wherein silicon is applied from the target 3 set on the electrode 2 to the substrate 5 on the base 4 arranged in the container 1 by sputtering, it is then heat-treated at 800-1,200 deg.C, an inert gas containing 0.5-50% hydrogen is used as an atmospheric gas in the container 1 instead of a single inert gas (e.g., argon).

Description

【発明の詳細な説明】 本発明は、電気抵抗が小さく、その分布が均一な、スパ
ッタリング法によるシリコン膜の製作法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method of manufacturing a silicon film by sputtering, which has low electrical resistance and uniform distribution.

従来、へ40 Sあるいはバイポーラ等の半導体装置に
おいて、電極や配線として用いられているシリコン膜の
製作には、気相成長法が最も広く使用されている。しか
し、このシリコン膜の製作法として、低温度処理が行な
える特徴を有するスパッタリング法も使用されている。
Conventionally, the vapor phase growth method has been most widely used to manufacture silicon films used as electrodes and wiring in semiconductor devices such as H40S or bipolar. However, as a method for manufacturing this silicon film, a sputtering method is also used, which has the characteristic of being able to perform low-temperature processing.

スパッタリング(以下、スパッタと略称する)法による
シリコン膜の製作は、第1図に、その要部を示す装置を
用いて、アルゴン等の不活性ガス中で行なわれる。すな
わち、スパッタ容器1に所定の圧力捷でアルゴン等の不
活性ガスを導入し、電極2に負電圧あるいは高周波電圧
を印加して放電を行なわせると、電極2に固定したシリ
コンより成るターゲット6の表面がスパッタされ、ター
ゲット6と対向した、基板支持台4に保持された基板5
にシリコン膜が形成される。この場合のターゲットには
、l−’、As、やBなど電気抵抗を下げるだめの不純
物原子を含むものや、シリコン単体のものが使用される
。後者の場合には、イオン注入法等を用いて、不純物原
子をシリコン膜中に導入する。以上のようにして形成し
たシリコン膜に熱処理を施し、電気抵抗を低下し、半導
体装置における電極や配線として供される。
The production of a silicon film by sputtering (hereinafter abbreviated as sputtering) is carried out in an inert gas such as argon using an apparatus whose main parts are shown in FIG. That is, when an inert gas such as argon is introduced into the sputtering container 1 at a predetermined pressure and a negative voltage or high frequency voltage is applied to the electrode 2 to cause discharge, the target 6 made of silicon fixed to the electrode 2 is A substrate 5 whose surface has been sputtered and is held on a substrate support 4 facing a target 6
A silicon film is formed on the surface. In this case, the target used is one containing impurity atoms such as l-', As, or B to lower the electrical resistance, or a target made of simple silicon. In the latter case, impurity atoms are introduced into the silicon film using ion implantation or the like. The silicon film formed as described above is subjected to heat treatment to lower its electrical resistance and used as electrodes and wiring in semiconductor devices.

上記の従来法、すなわちアルゴン等の単味の不活性ガス
中で形成したシリコン膜の/−ト抵抗の、スパッタ・ガ
ス圧に対する変化を第2図に、ウェハ上の位置に対する
変化を第3図に示す。これらの値は、ターゲットには8
“φ(203,21旧ηφ)で純度99.9999%の
ものを使用し、ターゲットと基板との間隔は39mmと
し、バッググラウンド圧力は、約3 ×10 ’ 1.
”o+°1であるものにおいて、4“φ(101,61
1011φ)のウニ・・」二に、マグネトロン・It 
I゛’’スパツタリング装置い、厚さ0.57Al11
堆積した後、Pをイオン法人法により導入し、その後、
N2雰囲気中1000℃で20分間熱処理を施した場合
の結果である。第2図に示すように7−ト抵抗はスパッ
タ・ガス圧に著しく依存し、スパック・ガス圧を厳密に
制御しなければ、すぐれ;/j ’l!11’lはイn
られない。まだ、第6図に示すように、特性の分布も不
均一で、シート抵抗の小さな膜にlつ丁ハの中央部のみ
に限定される。
Figure 2 shows the change in sputtering gas pressure of the silicon film formed using the conventional method described above, that is, in a simple inert gas such as argon, and Figure 3 shows the change in resistance with respect to the position on the wafer. Shown below. These values are 8 for the target
"φ (203, 21 former ηφ) with a purity of 99.9999% was used, the distance between the target and the substrate was 39 mm, and the background pressure was approximately 3 × 10' 1.
”o+°1, 4”φ(101,61
1011φ) sea urchin…” Second, magnetron It
I'''' sputtering equipment, thickness 0.57Al11
After the deposition, P is introduced by the ion corporation method, and then,
These are the results when heat treatment was performed at 1000° C. for 20 minutes in a N2 atmosphere. As shown in FIG. 2, the 7-t resistance is significantly dependent on the sputter gas pressure, and unless the sputter gas pressure is strictly controlled, the resistance will be poor; /j 'l! 11'l is in
I can't. However, as shown in FIG. 6, the distribution of characteristics is not uniform and is limited only to the center of the film where the sheet resistance is small.

以」二のように、従来法によりアルゴン等単味の不活性
ガスを使用すると、ウェハの中央部の7リコン膜しか使
用出来ず、生産性に乏しく、半導体装置の製作費が高価
になると共に、スパッタ・ガス圧を厳密に制御せねばな
らぬために、スパッタリング装置の取り扱いが煩雑にな
るなどの欠点があった。
As shown in Figure 2 below, if a single inert gas such as argon is used in the conventional method, only the 7 licon film in the center of the wafer can be used, resulting in poor productivity and high manufacturing costs for semiconductor devices. However, since the sputtering gas pressure must be strictly controlled, there are drawbacks such as the sputtering apparatus being complicated to handle.

本発明の目的は、上記した従来方法の欠点を解消し、き
わめて簡単な方法で、電気抵抗の小さなシリコン膜を、
ウェハ全面に製作することのできるシリコン膜の製作法
を提供することにある。
The purpose of the present invention is to eliminate the drawbacks of the above-mentioned conventional methods, and to form a silicon film with low electrical resistance using an extremely simple method.
An object of the present invention is to provide a method for manufacturing a silicon film that can be manufactured over the entire surface of a wafer.

上記の目的のだめの本発明のシリコン膜の製作法の特徴
とするところは、0.5チ乃至50係の水素を含む不活
性ガス中でのスパッタリング法によりシリコン膜を形成
する工程と、該シリコン膜を800℃乃至1200℃の
範囲の温度で熱処理する工程とを含んでなることにある
。このような本発明によれば、きわめて簡単な方法で、
電気抵抗の小さなシリコン膜を、ウェハ全面に形成でき
るものである。
The method for producing a silicon film according to the present invention, which achieves the above purpose, is characterized by the step of forming a silicon film by a sputtering method in an inert gas containing 0.5 to 50% hydrogen; and heat treating the film at a temperature in the range of 800°C to 1200°C. According to the present invention, in an extremely simple method,
A silicon film with low electrical resistance can be formed over the entire surface of the wafer.

以下に、本発明を実施例により、具体的に詳細に説明す
る。
EXAMPLES The present invention will be specifically explained in detail below using Examples.

上記し、た第1図の装置を用い、50%の水素をアルゴ
ンに混入したスパッタリングガスを使用しその他の条件
は上記の第2図、第6図の結果を得た場合と同一条件で
、シリコン膜を製作し、その特性を調べた。
Using the apparatus shown in Fig. 1 described above, using a sputtering gas containing 50% hydrogen mixed with argon, and other conditions being the same as when obtaining the results shown in Figs. 2 and 6 above, We fabricated a silicon film and investigated its properties.

その結果、/−ト抵抗のスパッタ・ガス圧依存性は第4
図に示すようなものであり、シート抵抗のスパック・ガ
ス圧依存性は、従来法によるアルゴン単味の場合(第2
図参照)に比べて著しく小さくなっており、さらにシー
ト抵抗値も小さくなった。壕だ、4“φ(101,6…
mφ)ウニ・・上でのシート抵抗の分布は、第5図に示
すようなもので、シート抵抗はウェハ全面で均一となっ
た。
As a result, the sputtering gas pressure dependence of the /-t resistance is
The dependence of sheet resistance on spuck gas pressure is as shown in the figure, and the dependence of sheet resistance on argon alone (second
(see figure), and the sheet resistance value was also reduced. It's a trench, 4"φ (101,6...
mφ) Sea urchin... The sheet resistance distribution on the surface was as shown in FIG. 5, and the sheet resistance was uniform over the entire wafer surface.

まだ、スパッタリングガスにおける水素混合量によるン
ート抵抗の変化を、スパッタリングガスの水素混合量を
種々に変化させた以ダlは上記の実施例と同一条件でシ
リコン膜の製作を行ない、その特性を調べだところ、第
6図に示すような結果が得られた。す々わち、0.5%
より小では水素の効果が認められず、50%より大でも
再び悪化する。したがって、適正な水素の混合量は0.
5乃至50係である。
However, the change in root resistance due to the amount of hydrogen mixed in the sputtering gas was investigated by fabricating a silicon film under the same conditions as in the above example and examining its characteristics by varying the amount of hydrogen mixed in the sputtering gas. However, the results shown in Figure 6 were obtained. Suwachi, 0.5%
If it is smaller than 50%, the effect of hydrogen is not recognized, and if it is larger than 50%, it becomes worse again. Therefore, the appropriate amount of hydrogen to mix is 0.
They are in charge of 5 to 50.

さらに、上記の実施例で用いたアルゴン以外の、ネオン
、キセノン、クリプトン等の不活性ガスに水素を混合し
た場合も、同様な効果が認められた。
Furthermore, similar effects were observed when hydrogen was mixed with an inert gas other than argon used in the above examples, such as neon, xenon, or krypton.

以上説明したように、本発明によれば、低い電気抵抗を
有するシリコン膜がウエノ・全面にわたって均一に得ら
れることから、生産性を著しく向」ニさせることができ
て、半導体装置の製作費を低下させることができ、まだ
、電気抵抗のスパッタ・ガス圧依存性が小さくなること
から、シリコン膜の製作が著しく容易になるなどの利点
がある。
As explained above, according to the present invention, a silicon film having low electrical resistance can be uniformly obtained over the entire surface of the substrate, thereby significantly improving productivity and reducing the manufacturing cost of semiconductor devices. However, since the dependence of electrical resistance on sputtering gas pressure is reduced, there are advantages such as significantly easier production of silicon films.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は標準的なスパッタリング装置の要部断面説明図
である。 第2図および第6図は、従来の方法により製作17たシ
リコン膜のシート抵抗の、スパッタ・ガス圧依存性およ
びウェハ上での分布を示すグラフである。 第4図および第5図は、本発明の一実施例の製作法によ
り製作したシリコン膜のシート抵抗の、スパッタ・ガス
圧依存性およびウニか上での分布を示すグラフである。 第6図は、スパッタリングガス中への水素の混合量と/
−I・抵抗の関係を示すグラフである。 腸1¥1出騨人 口本電信電話公社 代理人弁理士 中利純之助 第1 図 、12図 スパ、・、り・力゛ス、圧−(朝ルrr)t3図 ″)Iへ辷馴立置((tn)
FIG. 1 is an explanatory cross-sectional view of a main part of a standard sputtering apparatus. FIGS. 2 and 6 are graphs showing the dependence of the sheet resistance of a silicon film 17 manufactured by a conventional method on sputtering gas pressure and its distribution on a wafer. FIGS. 4 and 5 are graphs showing the sputtering gas pressure dependence and the distribution on the sea urchin of the sheet resistance of the silicon film manufactured by the manufacturing method of one embodiment of the present invention. Figure 6 shows the amount of hydrogen mixed into the sputtering gas and /
-I is a graph showing the relationship between resistance. Intestinal 1 ¥ 1 Deda Human Equal Hongen Telecommunications Corporation Junnosuke Nakaritaro Figure 1, 12 Fig. 12, ・ ・ Riki ゛ ス り り り − − − − − − − − −))))) Standing ((tn)

Claims (1)

【特許請求の範囲】[Claims] 0.5係乃至50%の水素を含む不活性ガス中でのスパ
ッタリング法によりシリコン膜を形成する工程と、該シ
リコン膜を800℃乃至1200℃の範囲の温度で熱処
理する工程とを含んで成ることを特徴とするシリコン膜
の製作法。
The method comprises a step of forming a silicon film by sputtering in an inert gas containing 0.5% to 50% hydrogen, and a step of heat-treating the silicon film at a temperature in the range of 800°C to 1200°C. A method for manufacturing a silicon film characterized by the following.
JP14204982A 1982-08-18 1982-08-18 Preparation of silicon film Pending JPS5935015A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14204982A JPS5935015A (en) 1982-08-18 1982-08-18 Preparation of silicon film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14204982A JPS5935015A (en) 1982-08-18 1982-08-18 Preparation of silicon film

Publications (1)

Publication Number Publication Date
JPS5935015A true JPS5935015A (en) 1984-02-25

Family

ID=15306212

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14204982A Pending JPS5935015A (en) 1982-08-18 1982-08-18 Preparation of silicon film

Country Status (1)

Country Link
JP (1) JPS5935015A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6448577B1 (en) 1990-10-15 2002-09-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with grain boundaries

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6448577B1 (en) 1990-10-15 2002-09-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with grain boundaries

Similar Documents

Publication Publication Date Title
JP3119693B2 (en) Semiconductor substrate manufacturing method and apparatus
JPH01103825A (en) Thin film type silicon semiconductor device and manufacture thereof
US4597163A (en) Method of improving film adhesion between metallic silicide and polysilicon in thin film integrated circuit structures
US3627662A (en) Thin film transistor and method of fabrication thereof
US5387542A (en) Polycrystalline silicon thin film and low temperature fabrication method thereof
JPS63194326A (en) Manufacture of semiconductor device
JP3838397B2 (en) Semiconductor manufacturing method
KR20040015670A (en) Depositing a Tantalum Film
JPS5935015A (en) Preparation of silicon film
JPH04286336A (en) Manufacture of semiconductor device
JPH0290568A (en) Manufacture of thin film transistor
JPH0729898A (en) Manufacture of semiconductor
JPH0243334B2 (en)
JPS6226575B2 (en)
JPH0492423A (en) Manufacture of semiconductor integrated circuit device
JPS6258663A (en) Manufacture of semiconductor device
JP2797351B2 (en) Method for manufacturing semiconductor integrated circuit
JP3424751B2 (en) Method of forming metal oxide film by sputtering method
JPS6342113A (en) Manufacture of thin film type silicon semiconductor device
JPH0115137B2 (en)
JP2581281B2 (en) Method for manufacturing compound semiconductor device
JPS594059A (en) Fabrication of semiconductor device
JPS5821423B2 (en) Processing method for semiconductor devices
JPS61144029A (en) Method and apparatus for manufacturing silicon oxide film containing phosphorus
JPH04107918A (en) Manufacture of semiconductor device