JPS59190713A - ジヨセフソン論理回路 - Google Patents

ジヨセフソン論理回路

Info

Publication number
JPS59190713A
JPS59190713A JP6364783A JP6364783A JPS59190713A JP S59190713 A JPS59190713 A JP S59190713A JP 6364783 A JP6364783 A JP 6364783A JP 6364783 A JP6364783 A JP 6364783A JP S59190713 A JPS59190713 A JP S59190713A
Authority
JP
Japan
Prior art keywords
circuit
current transfer
flop
flip
transfer circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6364783A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0220016B2 (enrdf_load_stackoverflow
Inventor
Toshihiro Nakamura
中村　智弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP6364783A priority Critical patent/JPS59190713A/ja
Publication of JPS59190713A publication Critical patent/JPS59190713A/ja
Publication of JPH0220016B2 publication Critical patent/JPH0220016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/38—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of superconductive devices

Landscapes

  • Electronic Switches (AREA)
JP6364783A 1983-04-13 1983-04-13 ジヨセフソン論理回路 Granted JPS59190713A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6364783A JPS59190713A (ja) 1983-04-13 1983-04-13 ジヨセフソン論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6364783A JPS59190713A (ja) 1983-04-13 1983-04-13 ジヨセフソン論理回路

Publications (2)

Publication Number Publication Date
JPS59190713A true JPS59190713A (ja) 1984-10-29
JPH0220016B2 JPH0220016B2 (enrdf_load_stackoverflow) 1990-05-07

Family

ID=13235347

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6364783A Granted JPS59190713A (ja) 1983-04-13 1983-04-13 ジヨセフソン論理回路

Country Status (1)

Country Link
JP (1) JPS59190713A (enrdf_load_stackoverflow)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5293259A (en) * 1976-01-30 1977-08-05 Sony Corp Phase inverter with master and servant flip-flop circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5293259A (en) * 1976-01-30 1977-08-05 Sony Corp Phase inverter with master and servant flip-flop circuits

Also Published As

Publication number Publication date
JPH0220016B2 (enrdf_load_stackoverflow) 1990-05-07

Similar Documents

Publication Publication Date Title
Hurst Multiple-valued logic—Its status and its future
US2735005A (en) Add-subtract counter
JPH0219015A (ja) 多機能フリップフロップ型回路
US5302866A (en) Input circuit block and method for PLDs with register clock enable selection
US4157589A (en) Arithmetic logic apparatus
US3582674A (en) Logic circuit
JPS6159014B2 (enrdf_load_stackoverflow)
US3447149A (en) Digital to analog converter
JPS59190713A (ja) ジヨセフソン論理回路
US3544773A (en) Reversible binary coded decimal synchronous counter circuits
Robertson Problems in the physical realization of speed independent circuits
US3383521A (en) Shift register storage device
JPH0234018A (ja) フリップフロップ回路
JPS594328A (ja) Ｍｏｓ論理回路
Silver et al. A new concept for ultra-low power and ultra-high clock rate circuits
Breuer Applications of low-level differential logic
JP2786463B2 (ja) フリップフロップ回路
KR0185407B1 (ko) 기록 승인 회로
Feldman et al. Hybrid Josephson-CMOS FIFO
US3084286A (en) Binary counter
US3327228A (en) Converters
US3678290A (en) Ratioless and non-inverting logic circuit using field effect boosting devices
JPS6012819A (ja) Ｅｃｌ論理回路
JPH02891B2 (enrdf_load_stackoverflow)
GB1464842A (en) Resettable toggle flip-flop