JPS59183030U - receiving device - Google Patents

receiving device

Info

Publication number
JPS59183030U
JPS59183030U JP7680083U JP7680083U JPS59183030U JP S59183030 U JPS59183030 U JP S59183030U JP 7680083 U JP7680083 U JP 7680083U JP 7680083 U JP7680083 U JP 7680083U JP S59183030 U JPS59183030 U JP S59183030U
Authority
JP
Japan
Prior art keywords
signal
circuit
tuning
intermediate frequency
digital signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7680083U
Other languages
Japanese (ja)
Inventor
堂村 龍明
Original Assignee
三洋電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三洋電機株式会社 filed Critical 三洋電機株式会社
Priority to JP7680083U priority Critical patent/JPS59183030U/en
Publication of JPS59183030U publication Critical patent/JPS59183030U/en
Pending legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図および第2図はそれぞれ従来の受信装置のブロッ
ク図、第3図はこの考案の受信装置の1実施例のブロッ
ク図である。 1・・・・・・受信アンテナ、2・・・・・・チューナ
回路、3・・・・・・中間周波増幅回路、4・・・・・
・自動微調整回路、5C・・・・・・選局回路、7・・
・・・・アナログ/デジタル変換回路、8・・・・・・
メモリ。
FIGS. 1 and 2 are block diagrams of conventional receiving apparatuses, and FIG. 3 is a block diagram of one embodiment of the receiving apparatus of this invention. 1... Receiving antenna, 2... Tuner circuit, 3... Intermediate frequency amplification circuit, 4...
・Automatic fine adjustment circuit, 5C...Tuition selection circuit, 7...
...Analog/digital conversion circuit, 8...
memory.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 電圧シンセサイザ方式の選局回路と、該選局回路の選局
電圧信号により局部発振周波数が可変制御されるチュー
ナ回路とを備えた受信装置において、前記チューナ回路
から出力された受信中間周波数信号を増幅して後段回路
に出力するとともに、内蔵した自動微調整回路により前
記受信中間周波数信号と基準中間周波数信号とを比較し
て自動微調整信号を出力する中間周波増幅回路と、前記
自動微調整信号をNビットのデジタル信号に変換して前
記選局回路に出力するアナログ/デジタル変換回路とを
備え、かつ、前記選局回路に、最適同調点からずれた所
望の選局位置の選局操作にもとづく前記デジタル信号を
保持する保持手段と、前記選局操作後の受信期間に前記
保持手段のデジタル信号と前記変換回路のデジタル信号
にもとづき前記選局電圧信号を補正し、前記局部発振周
波数を前記所望の選局位置の周波数に制御する制御手゛
段とを設けた受信装置。
In a receiving device comprising a voltage synthesizer type tuning circuit and a tuner circuit whose local oscillation frequency is variably controlled by a tuning voltage signal of the tuning circuit, a received intermediate frequency signal output from the tuner circuit is amplified. an intermediate frequency amplification circuit that outputs an automatic fine adjustment signal by comparing the received intermediate frequency signal and a reference intermediate frequency signal using a built-in automatic fine adjustment circuit; an analog/digital conversion circuit that converts the signal into an N-bit digital signal and outputs it to the tuning circuit; a holding means for holding the digital signal; and correcting the tuning voltage signal based on the digital signal of the holding means and the digital signal of the conversion circuit during the reception period after the tuning operation, and adjusting the local oscillation frequency to the desired one. A receiving device equipped with a control means for controlling the frequency at a selected station.
JP7680083U 1983-05-20 1983-05-20 receiving device Pending JPS59183030U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7680083U JPS59183030U (en) 1983-05-20 1983-05-20 receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7680083U JPS59183030U (en) 1983-05-20 1983-05-20 receiving device

Publications (1)

Publication Number Publication Date
JPS59183030U true JPS59183030U (en) 1984-12-06

Family

ID=30206851

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7680083U Pending JPS59183030U (en) 1983-05-20 1983-05-20 receiving device

Country Status (1)

Country Link
JP (1) JPS59183030U (en)

Similar Documents

Publication Publication Date Title
JPS58127741U (en) Receiving machine
JPS59183030U (en) receiving device
JPS5951775B2 (en) multiband synthesizer receiver
JPS6138282Y2 (en)
JPS596613A (en) Receiver of frequency synthesizer
JPH0453106Y2 (en)
JPS58101524U (en) Audio signal amplification circuit for broadcast wave reception
JPH02113705A (en) Antenna
JPS60139283U (en) omega signal receiver
JPS5986748U (en) Automatic sound quality adjustment device
JPS6137620U (en) radio receiver
JPS5939548U (en) synthesizer receiver
JPS5876240U (en) Tuning circuit
JPH0356235U (en)
JPH01132125U (en)
JPS5883820U (en) Control voltage generation circuit
JPH0213335U (en)
JPS6381419U (en)
JPH01159435U (en)
JPH0486326U (en)
JPS63108204U (en)
JPS60153229A (en) Receiver circuit
JPH0228154U (en)
JPH0434691U (en)
JPS6328119A (en) Receiver