JPS59180668A - 条件付命令の実行時命令選択方式 - Google Patents

条件付命令の実行時命令選択方式

Info

Publication number
JPS59180668A
JPS59180668A JP5548183A JP5548183A JPS59180668A JP S59180668 A JPS59180668 A JP S59180668A JP 5548183 A JP5548183 A JP 5548183A JP 5548183 A JP5548183 A JP 5548183A JP S59180668 A JPS59180668 A JP S59180668A
Authority
JP
Japan
Prior art keywords
mask
vector
instruction
processing
execution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5548183A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0142019B2 (enrdf_load_stackoverflow
Inventor
Koichiro Hotta
耕一郎 堀田
Yukio Kamiya
幸男 神谷
Masaaki Takiuchi
滝内　政昭
Toshihiro Hirabayashi
平林　俊弘
Masaki Aoki
正樹 青木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5548183A priority Critical patent/JPS59180668A/ja
Publication of JPS59180668A publication Critical patent/JPS59180668A/ja
Publication of JPH0142019B2 publication Critical patent/JPH0142019B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP5548183A 1983-03-31 1983-03-31 条件付命令の実行時命令選択方式 Granted JPS59180668A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5548183A JPS59180668A (ja) 1983-03-31 1983-03-31 条件付命令の実行時命令選択方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5548183A JPS59180668A (ja) 1983-03-31 1983-03-31 条件付命令の実行時命令選択方式

Publications (2)

Publication Number Publication Date
JPS59180668A true JPS59180668A (ja) 1984-10-13
JPH0142019B2 JPH0142019B2 (enrdf_load_stackoverflow) 1989-09-08

Family

ID=12999807

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5548183A Granted JPS59180668A (ja) 1983-03-31 1983-03-31 条件付命令の実行時命令選択方式

Country Status (1)

Country Link
JP (1) JPS59180668A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016532180A (ja) * 2013-10-01 2016-10-13 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ Ｇｐｕ発散バリア

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016532180A (ja) * 2013-10-01 2016-10-13 クゥアルコム・インコーポレイテッドＱｕａｌｃｏｍｍ Ｉｎｃｏｒｐｏｒａｔｅｄ Ｇｐｕ発散バリア

Also Published As

Publication number Publication date
JPH0142019B2 (enrdf_load_stackoverflow) 1989-09-08

Similar Documents

Publication Publication Date Title
CA2082408C (en) System and method for preserving source instruction atomicity in translated program code
JPH05143332A (ja) 命令スケジユーラを備えたコンピユータ・システム及び入力命令シーケンスを再スケジユールする方法
CN108885550A (zh) 复数乘法指令
US11481223B2 (en) Reducing operations of sum-of-multiply-accumulate (SOMAC) instructions
CN114911526B (zh) 一种基于类脑指令集的类脑处理器及其应用方法
TWI756212B (zh) 處理向量指令
JP4465081B2 (ja) Ｖｌｉｗプロセッサにおける効率的なサブ命令エミュレーション
JPS59180668A (ja) 条件付命令の実行時命令選択方式
KR20210096062A (ko) 예외 발생 이벤트 처리 시스템 및 방법
JPS623336A (ja) 条件付きブランチ方式
US20170364335A1 (en) Formal objects and executors
JPH0346863B2 (enrdf_load_stackoverflow)
Cyrluk et al. Systematic formal verification of interpreters
CN112579168B (zh) 指令执行单元、处理器以及信号处理方法
JPS6321946B2 (enrdf_load_stackoverflow)
JPS6319906B2 (enrdf_load_stackoverflow)
JPH046020B2 (enrdf_load_stackoverflow)
JPS59177655A (ja) 演算バイパス制御方式
JP2002318689A (ja) 資源使用サイクルの遅延指定付き命令を実行するｖｌｉｗプロセッサおよび遅延指定命令の生成方法
JPS6257028A (ja) パイプライン制御の情報処理装置におけるブランチ制御方法
CN117492836A (zh) 一种针对可变长向量体系结构的数据流分析方法
JPS6027947A (ja) コンパイラにおけるベクトル化不可部分を含むル−プのベクトル化方式
JPS635433A (ja) ブランチ制御方式
JP2835179B2 (ja) 並列処理計算機
Leeuwrik et al. Hardware design of the multris microprocessor