JPS59178668A - メモリアクセス制御装置 - Google Patents

メモリアクセス制御装置

Info

Publication number
JPS59178668A
JPS59178668A JP5163783A JP5163783A JPS59178668A JP S59178668 A JPS59178668 A JP S59178668A JP 5163783 A JP5163783 A JP 5163783A JP 5163783 A JP5163783 A JP 5163783A JP S59178668 A JPS59178668 A JP S59178668A
Authority
JP
Japan
Prior art keywords
data
register
circuit
memory
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5163783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6315627B2 (enrdf_load_stackoverflow
Inventor
Tsukasa Kudo
司 工藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP5163783A priority Critical patent/JPS59178668A/ja
Publication of JPS59178668A publication Critical patent/JPS59178668A/ja
Publication of JPS6315627B2 publication Critical patent/JPS6315627B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Multi Processors (AREA)
  • Complex Calculations (AREA)
JP5163783A 1983-03-29 1983-03-29 メモリアクセス制御装置 Granted JPS59178668A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5163783A JPS59178668A (ja) 1983-03-29 1983-03-29 メモリアクセス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5163783A JPS59178668A (ja) 1983-03-29 1983-03-29 メモリアクセス制御装置

Publications (2)

Publication Number Publication Date
JPS59178668A true JPS59178668A (ja) 1984-10-09
JPS6315627B2 JPS6315627B2 (enrdf_load_stackoverflow) 1988-04-05

Family

ID=12892358

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5163783A Granted JPS59178668A (ja) 1983-03-29 1983-03-29 メモリアクセス制御装置

Country Status (1)

Country Link
JP (1) JPS59178668A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6315627B2 (enrdf_load_stackoverflow) 1988-04-05

Similar Documents

Publication Publication Date Title
US4685076A (en) Vector processor for processing one vector instruction with a plurality of vector processing units
EP0118781A2 (en) Control flow parallel computer system
US4138720A (en) Time-shared, multi-phase memory accessing system
US4174537A (en) Time-shared, multi-phase memory accessing system having automatically updatable error logging means
US4371949A (en) Time-shared, multi-phase memory accessing system having automatically updatable error logging means
JPS5926059B2 (ja) 制御回路
JPH0319986B2 (enrdf_load_stackoverflow)
JPH0589663A (ja) 半導体記憶装置およびその出力制御方法
JP3576148B2 (ja) 並列プロセッサ
JPS59178668A (ja) メモリアクセス制御装置
CN113918879A (zh) 矩阵运算的方法和加速器
US4234918A (en) Time-shared, multi-phase memory system with error checking and data correcting
US5099416A (en) An operand storage compare (osc) detecting device using column and row signals in a buffer storage
US4093984A (en) Data processing system having a cycle control function
JP2812292B2 (ja) 画像処理装置
KR0168973B1 (ko) 어드레스를 자동 증가시켜 롬을 억세스하는 방법 및 그장치
JPS63197251A (ja) 情報処理装置
JPS60169946A (ja) タスク制御方式
JPH09306179A (ja) 連想メモリ
JPS6168636A (ja) デ−タ処理装置
JPS616746A (ja) 部分書込み制御方式
JPH0447431A (ja) 画像メモリ装置
JPS61198369A (ja) サマリデ−タ生成装置およびサマリデ−タ生成処理方式
JPH0373046A (ja) メモリ素子の論理シミュレーション方法
JPH02299054A (ja) 複数のｆｉｆｏ情報格納装置における優先順位管理方式