JPS5916227B2 - radar signal processing device - Google Patents

radar signal processing device

Info

Publication number
JPS5916227B2
JPS5916227B2 JP50009987A JP998775A JPS5916227B2 JP S5916227 B2 JPS5916227 B2 JP S5916227B2 JP 50009987 A JP50009987 A JP 50009987A JP 998775 A JP998775 A JP 998775A JP S5916227 B2 JPS5916227 B2 JP S5916227B2
Authority
JP
Japan
Prior art keywords
circuit
radar signal
signal processing
threshold level
radar
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP50009987A
Other languages
Japanese (ja)
Other versions
JPS51105289A (en
Inventor
雄一 岡部
信和 浜田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP50009987A priority Critical patent/JPS5916227B2/en
Publication of JPS51105289A publication Critical patent/JPS51105289A/en
Publication of JPS5916227B2 publication Critical patent/JPS5916227B2/en
Expired legal-status Critical Current

Links

Description

【発明の詳細な説明】 レーダ受信機の出力信号を電子計算機により処理する場
合、レーダ信号の処理上の最適スレシュホールドレベル
を決定して信号検出を行つそいる。
DETAILED DESCRIPTION OF THE INVENTION When the output signal of a radar receiver is processed by an electronic computer, the optimal threshold level for radar signal processing is determined and signal detection is performed.

上記最適レベルの決定は、徊号出力中の雑音成分がスレ
ッシュホールドレベルを越える確率つまり誤警報確率を
一定値に設定する確率的計算によって行っていた。
The above-mentioned optimum level was determined by probabilistic calculation in which the probability that the noise component in the output signal exceeds the threshold level, that is, the false alarm probability, was set to a constant value.

ところで従来の確率的計算による誤警報確率の設定は、
あくまでも純雑音領域におけるものを想定しており、気
象現象および外来干渉による雑音は考慮されていない。
By the way, setting the false alarm probability using conventional probabilistic calculations is as follows:
It is assumed to be in the pure noise domain, and noise due to weather phenomena and external interference is not taken into account.

しかし実際のレーダ受信機の使用状態、すなわちフィー
ルド状態においては特に気象現象によって雑音の影響を
受けることが多く、この・ときには前記したような確率
的計算による誤警報確率の設定は役に立たない。
However, in actual usage conditions of radar receivers, that is, in field conditions, they are often affected by noise, especially due to weather phenomena, and in this case, setting the false alarm probability by probabilistic calculations as described above is of no use.

そこでフィールド状態に合わせて電子計算機により最適
スレシュホールドレベルを自動的に計算することが考え
られるが、計算機内のメモリは限度があり計算処理前の
入力データ量がある定められたメモリ数以内になるよう
にしなければならない。
Therefore, it is possible to automatically calculate the optimal threshold level using an electronic computer according to the field conditions, but the memory in the computer is limited and the amount of input data before calculation processing must be within a certain number of memories. You must do so.

本発明は上記の事情に鑑みてなされたもので、いかなる
フィールド状態においてもレーダ信号処理上の該警報確
率を与えるスレシュホールドレベルの最適値を電子計算
機を用いて自動的に決定し得るレーダ信号処理装置を提
供するものである。
The present invention has been made in view of the above circumstances, and is a radar signal processing system capable of automatically determining, using an electronic computer, the optimal value of the threshold level that gives the alarm probability in radar signal processing in any field state. It provides equipment.

以下図面を参照して本発明の一実施例を詳細に説明する
An embodiment of the present invention will be described in detail below with reference to the drawings.

・図において11は、レーダ受信機(図示せず。 - In the figure, 11 is a radar receiver (not shown).

)の出力信号が導入さ゛れ一雑音成分の該警報確率を決
定するスレシュホールドレベルが与えられてこのレベル
を基準に・して入力信号を検出するレーダ信号検出回路
である。
) is provided with a threshold level that determines the alarm probability of a noise component introduced into the radar signal detection circuit, and detects an input signal based on this level.

そしてスレシュホールド設定回路12は一後述する電子
計算機13内の判定回路14の出力に応じて前記レーダ
信号検出回路11にスレシュホールドレベル設定信号を
与える。
The threshold setting circuit 12 provides a threshold level setting signal to the radar signal detection circuit 11 in accordance with the output of a determination circuit 14 in an electronic computer 13, which will be described later.

上記電子計算機13内で記憶回路15は前記レーダ信号
検出回路11からの入力データを蓄える。
A storage circuit 15 within the electronic computer 13 stores input data from the radar signal detection circuit 11.

また電子計算機13内の演算回路16は、上記記憶回路
15の入力データ数を計数する。
Further, an arithmetic circuit 16 in the electronic computer 13 counts the number of input data in the storage circuit 15.

そして前記判定回路14は、上記演算回路16の演算結
果が記憶回路15のメモリ容量以内であるかどうかを判
定する。
Then, the determination circuit 14 determines whether the calculation result of the calculation circuit 16 is within the memory capacity of the storage circuit 15.

そして判定結果が例えば演算結果=メモリ容量であった
場合には、スレッシュホールド設定回路12への指令出
力をそのまま保持する。
If the determination result is, for example, the calculation result=memory capacity, the command output to the threshold setting circuit 12 is held as is.

これに対して前記判定結果が演算結果〉メモリ容量であ
った場合には、スレッシュホールド設定回路12ヘスレ
ツシユホールドレベルを高く設定するような指令を出し
レーダ信号検出回路11の出力データ量を少なくする。
On the other hand, if the judgment result is the calculation result>memory capacity, a command is sent to the threshold setting circuit 12 to set the threshold level high, and the amount of output data of the radar signal detection circuit 11 is reduced. do.

逆に前記判定結果が演算結果くメモリ容量であった場合
には、スレッシュホールド設定回路12ヘスレツシユホ
ールドを低く設定するような指令を出しレーダ信号検出
回路11の出力データ量を増やす。
Conversely, if the judgment result is that the memory capacity is less than the calculation result, a command is issued to the threshold setting circuit 12 to set the threshold low, and the amount of output data of the radar signal detection circuit 11 is increased.

これにより常に電子計算機13にとって信号処理上の最
適スレッシュホールドレベルに自動的に設定することが
できる。
Thereby, it is possible to always automatically set the optimal threshold level for signal processing for the electronic computer 13.

なお前記判定回路14の判定出力は表示器11にも導か
れ、ここで上記判定出力を目視でき信号処理されたスレ
ッシュホールドレベルが最適かどうかを常にモニタする
ことができる。
Note that the judgment output of the judgment circuit 14 is also led to the display 11, where the judgment output can be visually observed and it is possible to constantly monitor whether the signal-processed threshold level is optimal.

この場合に、表示器17は前記判定回路14の判定出力
がスレシュホールドレベルの「最適」状態、[はぼ最適
」状態、「不適当」状態のいずれの状態であるかを判定
して、その判定結果を表示するようにすれば便利である
In this case, the display 17 determines whether the determination output of the determination circuit 14 is in the "optimal" state, the "suboptimal" state, or the "inappropriate" state of the threshold level, and It would be convenient if the judgment results were displayed.

なお電子計算機13内の記憶回路15を外部記瞳回路、
例えば磁気テープ装置等に置換することも可能である。
Note that the memory circuit 15 in the electronic computer 13 is an external memory circuit,
For example, it is also possible to replace it with a magnetic tape device or the like.

本発明は上述したように、いかなるフィールド状態にお
いてもレーダ信号処理上の誤警報確率を与えるスレシュ
ホールドレベルの最適値を電子計算機を用いて自動的に
決定し得るレーダ信号処理装置を提供できる。
As described above, the present invention can provide a radar signal processing device that can automatically determine, using an electronic computer, the optimal value of a threshold level that provides a false alarm probability in radar signal processing under any field condition.

【図面の簡単な説明】[Brief explanation of the drawing]

図面は本発明に係るレーダ信号処理装置の一実雉例を示
すブロックダイヤグラムである。 11・・・・・・レーダ信号検出回路、12・・・・・
・スレシュホールド設定回路、13・・・・・・電子計
算機。
The drawing is a block diagram showing an example of a radar signal processing device according to the present invention. 11... Radar signal detection circuit, 12...
-Threshold setting circuit, 13...Electronic computer.

Claims (1)

【特許請求の範囲】[Claims] 1 レーダ受信信号出力を所定のスレシュホールドレベ
ルを基準にして検出するレーダ信号検出回路と、この回
路の検出小力を記憶すると共に上記回路の検出出力デー
タを計数して言士数i果、とメモ、り容量とを比較判定
する電子計算−と1.こφ電子計算機の判定結果により
飼御され前記検出出力データ数と前記メモリ容量メの関
係とが一定になるように前記検出回路のスレシュ牛−ル
ドレベルを設定するスレシュホールド設定回路とを具備
することを特徴とするレーダ信号処理装置。
1 A radar signal detection circuit that detects the radar reception signal output based on a predetermined threshold level, and a radar signal detection circuit that stores the detection power of this circuit and counts the detection output data of the circuit to obtain the Memo, electronic calculation to compare and judge the capacity and 1. A threshold setting circuit is provided for setting a threshold level of the detection circuit so that the relationship between the number of detected output data and the memory capacity is constant based on the determination result of the electronic computer. A radar signal processing device characterized by:
JP50009987A 1975-01-23 1975-01-23 radar signal processing device Expired JPS5916227B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50009987A JPS5916227B2 (en) 1975-01-23 1975-01-23 radar signal processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50009987A JPS5916227B2 (en) 1975-01-23 1975-01-23 radar signal processing device

Publications (2)

Publication Number Publication Date
JPS51105289A JPS51105289A (en) 1976-09-17
JPS5916227B2 true JPS5916227B2 (en) 1984-04-13

Family

ID=11735217

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50009987A Expired JPS5916227B2 (en) 1975-01-23 1975-01-23 radar signal processing device

Country Status (1)

Country Link
JP (1) JPS5916227B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6181230A (en) * 1984-09-28 1986-04-24 Yanmar Diesel Engine Co Ltd Automatic tractor control device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6181230A (en) * 1984-09-28 1986-04-24 Yanmar Diesel Engine Co Ltd Automatic tractor control device

Also Published As

Publication number Publication date
JPS51105289A (en) 1976-09-17

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS6022007U (en) Satellite broadcasting antenna direction adjustment device
JPS5916227B2 (en) radar signal processing device
CA2028092A1 (en) Binary image processing apparatus
JPS5644294A (en) Time division electronic exchange
JPS5563461A (en) Electronic memory unit for scheduled information
JPH0593772A (en) Detecting device for underwater acoustic signal
JPH0125342Y2 (en)
JPS5417636A (en) Address-over detection system of memory unit
JPS5936636U (en) synthesizer receiver
JPS564824A (en) Detector of multiple selection in computer system
JPS5588153A (en) Data processing system
JPS5923661U (en) Ultrasonic flaw detection equipment
JPS5988962U (en) signal detection device
JPS55143660A (en) Memory extension detection system
JPS5857985U (en) target detection device
JPS57728A (en) Monitoring device
JPS59118094U (en) Smoke detectors
JPS5644181A (en) Data processor
JPS59182795U (en) fire alarm system
JPH0269777U (en)
JPS5617430A (en) Malfunction prevention system of light-pen detecting circuit
JPS582087U (en) alarm device
JPS59153358A (en) System for detecting single frequency component
JPS6030653U (en) AM stereo indicator circuit