JPS59146228A - Ｐｌｌ周波数シンセサイザ - Google Patents
Ｐｌｌ周波数シンセサイザInfo
- Publication number
- JPS59146228A JPS59146228A JP58018755A JP1875583A JPS59146228A JP S59146228 A JPS59146228 A JP S59146228A JP 58018755 A JP58018755 A JP 58018755A JP 1875583 A JP1875583 A JP 1875583A JP S59146228 A JPS59146228 A JP S59146228A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- output
- oscillator
- programmable
- oscillation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010355 oscillation Effects 0.000 claims description 34
- 238000006243 chemical reaction Methods 0.000 claims description 17
- 235000013372 meat Nutrition 0.000 claims 3
- 238000010586 diagram Methods 0.000 description 3
- 241000257465 Echinoidea Species 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000001921 mouthing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/185—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58018755A JPS59146228A (ja) | 1983-02-09 | 1983-02-09 | Ｐｌｌ周波数シンセサイザ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58018755A JPS59146228A (ja) | 1983-02-09 | 1983-02-09 | Ｐｌｌ周波数シンセサイザ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59146228A true JPS59146228A (ja) | 1984-08-22 |
| JPH0317252B2 JPH0317252B2 (enrdf_load_stackoverflow) | 1991-03-07 |
Family
ID=11980458
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58018755A Granted JPS59146228A (ja) | 1983-02-09 | 1983-02-09 | Ｐｌｌ周波数シンセサイザ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59146228A (enrdf_load_stackoverflow) |
-
1983
- 1983-02-09 JP JP58018755A patent/JPS59146228A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0317252B2 (enrdf_load_stackoverflow) | 1991-03-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0244571B1 (en) | Low phase noise rf synthesizer | |
| US7084709B1 (en) | Hybrid analog/digital phase lock loop frequency synthesizer | |
| US7023948B2 (en) | Frequency converter arrangement | |
| JPH02188027A (ja) | 周波数シンセサイザ | |
| JPS59146228A (ja) | Ｐｌｌ周波数シンセサイザ | |
| US3277390A (en) | Modified heterodyne phase-lock frequency multiplier | |
| EP0881775A1 (en) | A clock generator | |
| JPH0311960Y2 (enrdf_load_stackoverflow) | ||
| JPH09162767A (ja) | 周波数変換装置 | |
| JPS6238352Y2 (enrdf_load_stackoverflow) | ||
| JPS59191921A (ja) | チユ−ナにおける発振周波数制御回路 | |
| JP3248453B2 (ja) | 発振装置 | |
| JP2017130784A (ja) | 周波数シンセサイザ | |
| JPH09214328A (ja) | Ｐｌｌ回路 | |
| JPH1098378A (ja) | Ｐｌｌ回路 | |
| SU1022312A1 (ru) | Синтезатор частот | |
| JPS5911058A (ja) | 同期検波回路 | |
| JPS6175622A (ja) | 周波数シンセサイザ装置 | |
| JPS5918757Y2 (ja) | Ｐｌｌ回路使用の周波数シンセサイザ | |
| JPH03101418A (ja) | 周波数シンセサイザ | |
| JPS63308413A (ja) | 位相同期ル−プ回路 | |
| JPS62179227A (ja) | 周波数シンセサイザ | |
| JPS59181726A (ja) | 周波数合成器 | |
| JPS5842321A (ja) | 位相同期方式 | |
| JPH03280718A (ja) | ディジタル制御周波数合成器 |