JPS59126301U - Control device - Google Patents

Control device

Info

Publication number
JPS59126301U
JPS59126301U JP2184183U JP2184183U JPS59126301U JP S59126301 U JPS59126301 U JP S59126301U JP 2184183 U JP2184183 U JP 2184183U JP 2184183 U JP2184183 U JP 2184183U JP S59126301 U JPS59126301 U JP S59126301U
Authority
JP
Japan
Prior art keywords
pulse signal
control device
time constant
time
integrating capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2184183U
Other languages
Japanese (ja)
Other versions
JPH0138644Y2 (en
Inventor
相良 喜久雄
小島 正典
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to JP2184183U priority Critical patent/JPS59126301U/en
Publication of JPS59126301U publication Critical patent/JPS59126301U/en
Application granted granted Critical
Publication of JPH0138644Y2 publication Critical patent/JPH0138644Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Feedback Control In General (AREA)
  • Control By Computers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来のVTRの一例を示す概略回路図である。 第2図はこの考案の一実施例を示す概略回路図である。 第3図は第2図の回路の各部の信号の波形を示す図であ
る。 図において、21a〜21eは操作スイッチ、114は
マイクロコンピュータ、114bはCPU。 TCは時間計測手段、114dはパルス発生手段、11
5はコンパレータを示す。 ・◆
FIG. 1 is a schematic circuit diagram showing an example of a conventional VTR. FIG. 2 is a schematic circuit diagram showing an embodiment of this invention. FIG. 3 is a diagram showing signal waveforms at various parts of the circuit of FIG. 2. In the figure, 21a to 21e are operation switches, 114 is a microcomputer, and 114b is a CPU. TC is a time measuring means, 114d is a pulse generating means, 11
5 indicates a comparator.・◆

Claims (2)

【実用新案登録請求の範囲】[Scope of utility model registration request] (1)  複数の操作スイッチの操作に応じて制御対象
の制御を行なう制御装置であって、 一定周期のパルス信号を発生するパルス信号発生手段、 前記パルス信号を受け、かつ前記操作スイッチの操作に
応じて時定数が段階的に切換えられるCR時定数回路、 前記CR時定数回路の出力と予め設定された基準電圧と
を比較し、一致したことを検出する比較手段、 前記パルス信号の縁部から前記比較手段で前記一致が検
出されるまでの時間を計測する時間計測手段、および 前記時間計測手段の計測結果に基づいて、いずれの操作
スイッチが操作されたかを判断し、その判断に応じて前
記制御対象の制御を行なう制御手段を備える、制御装置
(1) A control device that controls a controlled object according to the operation of a plurality of operation switches, comprising: a pulse signal generating means that generates a pulse signal of a constant period; a pulse signal generating means that receives the pulse signal and responds to the operation of the operation switch; a CR time constant circuit whose time constant is switched in stages according to the pulse signal; a comparison means for comparing the output of the CR time constant circuit with a preset reference voltage and detecting that they match; a time measuring means for measuring the time until the matching is detected by the comparing means; and a time measuring means for determining which operation switch has been operated based on the measurement result of the time measuring means; A control device comprising a control means for controlling a controlled object.
(2)  前記CR時定数回路は、 その一端に前記パルス信号を受けてこれを積分する積分
用コンデンサと、 前記積分用コンデンサに並列的に接続されかつ複数の分
割点を有する抵抗回路とを含み、前記各操作スイッチは
それぞれ前記抵抗回路の対応の分割点と前記積分用コン
デンサの他端との間に介挿される、実用新案登録請求の
範囲第1項記載の制御装置。
(2) The CR time constant circuit includes an integrating capacitor that receives and integrates the pulse signal at one end thereof, and a resistor circuit that is connected in parallel to the integrating capacitor and has a plurality of division points. 2. The control device according to claim 1, wherein each of the operation switches is inserted between a corresponding dividing point of the resistor circuit and the other end of the integrating capacitor.
JP2184183U 1983-02-15 1983-02-15 Control device Granted JPS59126301U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2184183U JPS59126301U (en) 1983-02-15 1983-02-15 Control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2184183U JPS59126301U (en) 1983-02-15 1983-02-15 Control device

Publications (2)

Publication Number Publication Date
JPS59126301U true JPS59126301U (en) 1984-08-25
JPH0138644Y2 JPH0138644Y2 (en) 1989-11-20

Family

ID=30152958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2184183U Granted JPS59126301U (en) 1983-02-15 1983-02-15 Control device

Country Status (1)

Country Link
JP (1) JPS59126301U (en)

Also Published As

Publication number Publication date
JPH0138644Y2 (en) 1989-11-20

Similar Documents

Publication Publication Date Title
JPS59126301U (en) Control device
JPS60150261U (en) Concrete vibrator compaction detection device
JPS60152945U (en) temperature measuring device
JPS604043U (en) phase control circuit
JPS58183098U (en) Motor control device
JPS596207U (en) sample value controller
JPH03116401U (en)
JPS639654U (en)
JPS59124332U (en) electronic thermometer
JPS58145571U (en) Automatic resistance measuring device
JPS5927682U (en) Deflection correction circuit
JPS5961454U (en) timer control circuit
JPS60163529U (en) Pause mode control device
JPS5927614U (en) volume adjustment circuit
JPS6262939U (en)
JPS5886693U (en) Automatic power cutoff device for electronic musical instruments
JPS6430933U (en)
JPS62121527U (en)
JPS58120941U (en) temperature detection circuit
JPS5818859U (en) intermittent wiper
JPS5888447U (en) Analog to digital converter
JPS609343U (en) Chuna's viewing system
JPS628726U (en)
JPS58164024U (en) reset circuit
JPH01131298U (en)