JPS59124725A - Plasma etching apparatus - Google Patents

Plasma etching apparatus

Info

Publication number
JPS59124725A
JPS59124725A JP13883A JP13883A JPS59124725A JP S59124725 A JPS59124725 A JP S59124725A JP 13883 A JP13883 A JP 13883A JP 13883 A JP13883 A JP 13883A JP S59124725 A JPS59124725 A JP S59124725A
Authority
JP
Japan
Prior art keywords
semiconductor substrate
high frequency
frequency power
plasma etching
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13883A
Other languages
Japanese (ja)
Inventor
Kazutaka Ikeyama
池山 一孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Kyushu Ltd
Original Assignee
NEC Kyushu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Kyushu Ltd filed Critical NEC Kyushu Ltd
Priority to JP13883A priority Critical patent/JPS59124725A/en
Publication of JPS59124725A publication Critical patent/JPS59124725A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • ing And Chemical Polishing (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

PURPOSE:To prevent deterioration of yield and quality due to defective pattern formation and pin holes, etc. by providing a plate for shielding a high frequency power between upper electrode plate and semiconductor substrate. CONSTITUTION:A porous plate 7 having countless number of holes 8 which shield a high frequency power is placed in parallel to the electrode 4 between the upper electrode 4 among the electrodes 4, 5 which are provided in parallel in both sides of semiconductor substrate 6 placed on the etching board 5 within the reaction tube 3 and said semiconductor substrate 6. Thereby, the high frequency power shielding plate 7 weakens a high frequency power applied on the semiconductor substrate 6 and the etching to the part which becomes a protection film can be suspended.

Description

【発明の詳細な説明】 この発明は半導体装置製造に使用されるプラズマエツチ
ング装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a plasma etching apparatus used for manufacturing semiconductor devices.

従来、半導体基板表面に付着した金属膜あるいは絶縁膜
を、酸化膜あるいはフォトレジスト膜を保護膜として選
択的にパターンを加工するプラズマエツチング装置は高
周波発振器に接続されている電極の位置が反応管内中心
部のエツチング処理台に載せられた半導体基板に対して
垂直に該半導体基板より外側に設置されていたが、半導
体基板内のエツチング均一性が悪い事(周辺が速い)、
又、エツチング速度が遅く処理能力が上がらない事等の
欠点があったため、半導体基板内のエツチング均一化及
び処理能力向上を図る事を目的として、電極の位置が半
導体基板を狭んで平行に上部と下部に配置された。
Conventionally, plasma etching equipment, which selectively patterns a metal film or insulating film attached to the surface of a semiconductor substrate using an oxide film or a photoresist film as a protective film, has been used with an electrode connected to a high-frequency oscillator located at the center of the reaction tube. The etching process was installed perpendicularly to the semiconductor substrate mounted on the etching table in the section, but the etching uniformity within the semiconductor substrate was poor (the etching was faster at the periphery).
In addition, there were drawbacks such as slow etching speed and no increase in processing capacity, so in order to make etching uniform within the semiconductor substrate and improve processing capacity, the electrode position was narrowed and parallel to the top of the semiconductor substrate. placed at the bottom.

しかし、これにより半導体基板内のエツチング速度の均
一化は図れたものの上部電極と下部電極間に働く電界が
強すぎ、エツチング速度も従来装置(半導体基板に対し
て垂直に外側に電極が配置きれている装置)の2倍強と
なり、半導体基板上の保護膜となるべき酸化膜あるいは
フォトレジスト膜がエツチングされ該保護膜に罹われて
残らねばならない部分の金属膜あるいは絶縁膜をエツチ
ングしてしまい、パターン形成不良・ピンホール等を誘
発し、半導体装置の歩留低下1品質低下を招いていた。
However, although this made the etching rate uniform within the semiconductor substrate, the electric field acting between the upper and lower electrodes was too strong, and the etching rate was lower than that of the conventional method (the electrodes could not be placed perpendicularly to the outside of the semiconductor substrate). The oxide film or photoresist film that should be a protective film on the semiconductor substrate is etched, and the metal film or insulating film that is covered by the protective film and should remain is etched. This causes defective pattern formation, pinholes, etc., leading to a decrease in yield and quality of semiconductor devices.

この発明の目的は係る従来装置の欠点を除去した有効な
プラズマ・エツチング装置を提供する事にある。
SUMMARY OF THE INVENTION An object of the present invention is to provide an effective plasma etching apparatus that eliminates the drawbacks of the conventional apparatus.

この発明のプラズマエツチング装置は、例えばガス導入
管及びガス排出管を有し、反応管内部に電極を配置した
筒状の反応管、該ガス導入管に連結するガス供給源、該
ガス排出管に連結する高真空源、該電極に連結する高周
波発振器を含み、反応管中心部に設置されたエツチング
処理台にフォトレジスト工程を経た半導体基板を載せ種
々のエツチングガスにより選択的にパターンをエツチン
グ加工するプラズマエツチング装置において、反応管内
部に設置されたエツチング処理台に載せられている半導
体基板を挾んで平行に配置された電極の上部電極と半導
体基板との間に高周波電力を遮断する多数の穴が開孔し
た板が電極に対して平行に設置された構造を有している
The plasma etching apparatus of the present invention includes, for example, a cylindrical reaction tube having a gas inlet tube and a gas outlet tube, with electrodes arranged inside the reaction tube, a gas supply source connected to the gas inlet tube, and a gas outlet tube connected to the gas outlet tube. A semiconductor substrate that has undergone a photoresist process is placed on an etching table that includes a connected high vacuum source and a high frequency oscillator connected to the electrode, and is installed in the center of the reaction tube, and selectively etches patterns using various etching gases. In a plasma etching system, a large number of holes are placed between the semiconductor substrate and the upper electrode of electrodes placed in parallel to sandwich the semiconductor substrate placed on an etching table installed inside a reaction tube to cut off high-frequency power. It has a structure in which a plate with holes is installed parallel to the electrode.

この発明のプラズマエツチング装置は、上部電極板と半
導体基板の間に高周波電力を遮断する板を設置している
ため、半導体基板に当る電解を弱め、エツチング速度を
遅くし保護膜となるべき部分がエツチングされない様に
する事ができた。
The plasma etching apparatus of the present invention has a plate that cuts off high frequency power between the upper electrode plate and the semiconductor substrate, which weakens the electrolytic force that hits the semiconductor substrate, slows down the etching speed, and removes the portion that should serve as a protective film. I was able to prevent it from being etched.

次にこの発明の実施例につき図を用いて説明する。Next, embodiments of the present invention will be described with reference to the drawings.

第1図は、この発明の一実施例を説明するためのプラズ
マエツチング装置の概略断面図である。
FIG. 1 is a schematic sectional view of a plasma etching apparatus for explaining one embodiment of the present invention.

この実施例のプラズマエツチング装置はガス導入管1及
びガス排出管2を有し、反応管3内部に電極4,5を配
置、した筒状の反応管3、該ガス導入管1に連結するガ
ス供給源、該ガス排出管2に連結する筒真空源、該電極
4,5に接続する高周波発振器を含み、反応管3中心部
に設置されたエツチング処理台5(電極の機能を有す)
にフォトレジスト工程を経た半導体基板6を載せ、ガス
導入管1から程々のエツチングガスを導入し選択的にパ
ターンをエツチング加工するプラズマエツチング装置で
あり、反応管3内部にエツチング処理台5に載せられた
半導体基板6を挾んで平行に設置された電極4,5の上
部電極4と半導体基板6との間に高周波電力を遮断する
無数の穴8が開孔した板7が電極4に対して平行に設置
されている。
The plasma etching apparatus of this embodiment has a gas introduction tube 1 and a gas discharge tube 2, a cylindrical reaction tube 3 with electrodes 4 and 5 arranged inside the reaction tube 3, and a gas connected to the gas introduction tube 1. an etching table 5 (having the function of an electrode) installed at the center of the reaction tube 3, including a supply source, a cylindrical vacuum source connected to the gas exhaust pipe 2, and a high frequency oscillator connected to the electrodes 4 and 5;
This is a plasma etching apparatus in which a semiconductor substrate 6 that has undergone a photoresist process is placed on a substrate, and a moderate amount of etching gas is introduced from a gas introduction tube 1 to selectively etch a pattern. A plate 7 with numerous holes 8 for cutting off high frequency power is placed between the upper electrode 4 and the semiconductor substrate 6 of the electrodes 4 and 5 which are placed parallel to each other with the semiconductor substrate 6 sandwiched between them. It is installed in

即ち、この実施例によれば、電極4と半導体基板6との
間に設置された高周波電力遮断板7が半導体基板6に当
る高周波電力を弱める事ができ、保睡膜となるべき部分
のエツチングを阻止でき、保護膜に僚われパターンとし
て残らねばならない部分のパターン形成不良・ピンホー
ル等を防止でき、結果的に半導体装置の歩留向上・品質
向上に貢献できる。更に電極4と半導体基板6との間に
高周波電力遮断板7を設けても、従来の半導体基板6に
対し”C外側に電極4,5が設置されているプラズマエ
ツチング装置よりも、1.5〜1.7倍エツチング速度
が速いため処理能力の向上にもつながる。
That is, according to this embodiment, the high-frequency power cutoff plate 7 installed between the electrode 4 and the semiconductor substrate 6 can weaken the high-frequency power impinging on the semiconductor substrate 6, thereby preventing etching of the portion that should become a sleep-retaining film. It is possible to prevent pattern formation defects, pinholes, etc. in the portions covered by the protective film that should remain as patterns, and as a result, it can contribute to improving the yield and quality of semiconductor devices. Furthermore, even if a high-frequency power cutoff plate 7 is provided between the electrode 4 and the semiconductor substrate 6, the plasma etching device is 1.5 The etching speed is ~1.7 times faster, which also leads to improved processing capacity.

上述の実施例において、半導体基板1枚処理のプラズマ
エツチング装置を用いて説明したが、複5− 数枚の半導体基板を1度に処理できるプラズマエツチン
グ装置にも適用できるし、又、半導体基板及び電極が垂
直に配置されたプラズマエツチング装置にも該半導体基
板と該電極の間に高周波電力遮断板を適用しても、同様
の効果が得られるのは言うまでも無い。
In the above embodiments, a plasma etching apparatus that processes a single semiconductor substrate is used, but it can also be applied to a plasma etching apparatus that can process multiple semiconductor substrates at once. It goes without saying that similar effects can be obtained even if a high frequency power cutoff plate is applied between the semiconductor substrate and the electrodes in a plasma etching apparatus in which the electrodes are arranged vertically.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は実施例を説明するためのプラズマエツチング装
置の断面図である。 尚、図において、1・・・・・・ガス導入管、2・・・
・・・ガス排出管、3・・・・・・反応管、4・・・・
・・電極、5・・・・・・エツチング処理台(電極の機
能を有する)、6・・・・・・半導体基板、7・・・・
・・高周波電力遮断板、8・・・・・・孔である。 6−
FIG. 1 is a sectional view of a plasma etching apparatus for explaining an embodiment. In the figure, 1... gas introduction pipe, 2...
...Gas exhaust pipe, 3...Reaction tube, 4...
... Electrode, 5 ... Etching table (having the function of electrode), 6 ... Semiconductor substrate, 7 ...
...High frequency power cutoff plate, 8...holes. 6-

Claims (1)

【特許請求の範囲】[Claims] ガス導入管及びガス排出管を有し反応管内部に電極を配
置した筒状の反応管、該ガス導入管に連結するガス供給
源、該ガス排出管に連結する高真空源、該電極に接続す
る高周波発振器を含むプラズマエツチング装置において
、前記反応管内部のエツチング処理台に載せられた半導
体基板を狭んで平行に設置された電極の上部電極と半導
体基板との間に複数の穴を開孔した金属板が前記上部電
極に対して平行に設置されている事を特徴とするプラズ
マエツチング装置。
A cylindrical reaction tube having a gas introduction pipe and a gas exhaust pipe and an electrode arranged inside the reaction tube, a gas supply source connected to the gas introduction pipe, a high vacuum source connected to the gas exhaust pipe, and connected to the electrode. In a plasma etching apparatus including a high frequency oscillator, a semiconductor substrate placed on an etching table inside the reaction tube is narrowed and a plurality of holes are formed between the upper electrode of electrodes placed in parallel and the semiconductor substrate. A plasma etching apparatus characterized in that a metal plate is installed parallel to the upper electrode.
JP13883A 1983-01-04 1983-01-04 Plasma etching apparatus Pending JPS59124725A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13883A JPS59124725A (en) 1983-01-04 1983-01-04 Plasma etching apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13883A JPS59124725A (en) 1983-01-04 1983-01-04 Plasma etching apparatus

Publications (1)

Publication Number Publication Date
JPS59124725A true JPS59124725A (en) 1984-07-18

Family

ID=11465663

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13883A Pending JPS59124725A (en) 1983-01-04 1983-01-04 Plasma etching apparatus

Country Status (1)

Country Link
JP (1) JPS59124725A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62235483A (en) * 1986-04-03 1987-10-15 Masuhiro Kokoma Plasma surface treatment device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62235483A (en) * 1986-04-03 1987-10-15 Masuhiro Kokoma Plasma surface treatment device

Similar Documents

Publication Publication Date Title
JP5013632B2 (en) Perforated plasma confinement ring in plasma reactor
JPS627270B2 (en)
JPH0571668B2 (en)
JPS59124725A (en) Plasma etching apparatus
JP3002496B2 (en) Dry etching method for semiconductor wafer
JPH02106925A (en) Dry etching apparatus
JPS60202937A (en) Dry etching device
JPS5994422A (en) Plasma etching device
JPS59124724A (en) Plasma etching apparatus
JPS59172236A (en) Reactive ion etching device
JPS5871626A (en) Plasma etching device
JPS60120524A (en) Plasma etching device
JPS5919326A (en) Plasma processor
JPH06275566A (en) Microwave plasma treating device
JPS6032972B2 (en) Etching device
JPS5822381A (en) Method and apparatus for plasma etching
JPH0455326B2 (en)
JPS61150336A (en) Manufacture of semiconductor device
JPS5864030A (en) Plasma etching device
JPS58200538A (en) Dry etching device
JPH0247851B2 (en)
JPH08111402A (en) Method and apparatus for dry etching
JP2614331B2 (en) Method for manufacturing semiconductor device
JPH084090B2 (en) Method and device for cutting IC wiring
JPH01188672A (en) Rf sputtering device