JPS59112189U - program timer - Google Patents

program timer

Info

Publication number
JPS59112189U
JPS59112189U JP1982199843U JP19984382U JPS59112189U JP S59112189 U JPS59112189 U JP S59112189U JP 1982199843 U JP1982199843 U JP 1982199843U JP 19984382 U JP19984382 U JP 19984382U JP S59112189 U JPS59112189 U JP S59112189U
Authority
JP
Japan
Prior art keywords
day
week
set time
load
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1982199843U
Other languages
Japanese (ja)
Other versions
JPH0311755Y2 (en
Inventor
横山 悦三
Original Assignee
株式会社テイ,アイ,シイ・シチズン
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社テイ,アイ,シイ・シチズン filed Critical 株式会社テイ,アイ,シイ・シチズン
Priority to JP1982199843U priority Critical patent/JPS59112189U/en
Publication of JPS59112189U publication Critical patent/JPS59112189U/en
Application granted granted Critical
Publication of JPH0311755Y2 publication Critical patent/JPH0311755Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Electric Clocks (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のカード式プログラムタイマの構成を説明
するためのブロック図、第2図は従来のカード式プログ
ラムタイマに用いるカードを説明するための正面図、第
3図はこの考案の一実施例を説明するためのブロック図
、第4図は′この考案のプログラムタイマに用いる時刻
データの記憶状態を説明するための図、第5図はこの考
案によるプログラムタイマの動作を説明するためのフロ
ーチャートを示す図である。 101:中央処理装置、102:ROM、 103:計
時手段、104:設定時刻記憶手段、105:カード読
取手段、107:入力ポート、108:出力ポート、5
A−3F:出力スイッチ、3o1:通常−追加モード設
定手段。 、7i73  図 ;#5図
Figure 1 is a block diagram for explaining the configuration of a conventional card-type program timer, Figure 2 is a front view for explaining a card used in the conventional card-type program timer, and Figure 3 is an implementation of this invention. FIG. 4 is a block diagram for explaining an example. FIG. 4 is a diagram for explaining the storage state of time data used in the program timer of this invention. FIG. 5 is a flow chart for explaining the operation of the program timer of this invention. FIG. 101: Central processing unit, 102: ROM, 103: Clock means, 104: Set time storage means, 105: Card reading means, 107: Input port, 108: Output port, 5
A-3F: Output switch, 3o1: Normal-additional mode setting means. , 7i73 Figure; #5 Figure

Claims (1)

【実用新案登録請求の範囲】 A 負荷を制御する時刻及び曜日を記憶する設定時刻記
憶手段と、 B 刻時信号により現在時刻と曜日を計時する計時手段
と、 Cこの計時手段により計時される現在時刻及び曜日と上
記設定時刻記憶手段に記憶した設定時刻及び曜日との一
致を検出する検出手段と、D この検出手段の一致出力
により負荷を制御する信号を出力する出力手段と、 E 上記設定時刻記憶手段に負荷の種類別に設定時刻及
び曜日を入力するカード読取手段と、F このカード読
取手段によりカードを読取るときカードに付した負荷に
関する設定データを消去して新たなデータを書込む通常
モードと、新たなデータを追加して記憶する追加記憶モ
ードとを設定する通常−追加モード設定手段と、を具備
して成るプログラムタイマ。
[Scope of Claim for Utility Model Registration] A. A set time storage means for storing the time and day of the week for controlling the load; B. A timekeeping means for measuring the current time and day of the week using a clock signal; C. A current time measured by the timekeeping means. A detection means for detecting a coincidence between the time and the day of the week and the set time and day of the week stored in the set time storage means, D. An output means for outputting a signal for controlling the load based on the coincident output of the detection means, and E the set time. A card reading means for inputting the set time and day of the week for each type of load into the storage means, and a normal mode for erasing the load-related setting data attached to the card and writing new data when reading the card by this card reading means. , and normal-additional mode setting means for setting an additional storage mode in which new data is added and stored.
JP1982199843U 1982-12-29 1982-12-29 program timer Granted JPS59112189U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982199843U JPS59112189U (en) 1982-12-29 1982-12-29 program timer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982199843U JPS59112189U (en) 1982-12-29 1982-12-29 program timer

Publications (2)

Publication Number Publication Date
JPS59112189U true JPS59112189U (en) 1984-07-28
JPH0311755Y2 JPH0311755Y2 (en) 1991-03-20

Family

ID=30425369

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982199843U Granted JPS59112189U (en) 1982-12-29 1982-12-29 program timer

Country Status (1)

Country Link
JP (1) JPS59112189U (en)

Also Published As

Publication number Publication date
JPH0311755Y2 (en) 1991-03-20

Similar Documents

Publication Publication Date Title
JPS59112189U (en) program timer
JPS58186494U (en) program timer
JPS58186495U (en) program timer
JPS604994U (en) program timer
JPS59112190U (en) program timer
JPS58186493U (en) program timer
JPS62146224U (en)
JPS59112188U (en) program timer
JPS6130159U (en) Equipment management device
JPS63130889U (en)
JPS60155230U (en) programmable counter device
JPH0283495U (en)
JPS59188404U (en) electronic cane
JPS5830340U (en) counter
JPS60126829U (en) Microcomputer reset circuit
JPS5844653U (en) electronic register
JPS60139294U (en) timer device
JPS60150492U (en) Electronic clock with alarm
JPS6142657U (en) Equipment management device
JPS62228910A (en) Measurement recorder
JPS5844671U (en) cash handling equipment
JPS60158339U (en) programmable counter device
JPS60192539U (en) input filter circuit
JPH01135575U (en)
JPS59170965A (en) Data processing system