JPS59110219A - Setting system of threshold voltage - Google Patents
Setting system of threshold voltageInfo
- Publication number
- JPS59110219A JPS59110219A JP22068782A JP22068782A JPS59110219A JP S59110219 A JPS59110219 A JP S59110219A JP 22068782 A JP22068782 A JP 22068782A JP 22068782 A JP22068782 A JP 22068782A JP S59110219 A JPS59110219 A JP S59110219A
- Authority
- JP
- Japan
- Prior art keywords
- threshold voltage
- circuit
- computer
- converter
- comparators
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
Description
【発明の詳細な説明】
（ａ）発明の技術分野
本発明は複数の入力信号を、比較器又は演算増巾器等で
構成される夫々の検出回路の閾値電圧と比較して夫々の
３状態回路（ｔｒｌ−ｓｔａｔｅ回路）を通じて母線を
介してコンピュータに入力さす回路に係り、夫々の検出
回路の閾値電圧を容易に変化さすことが出来る閾値電圧
設定方式に関する。Detailed Description of the Invention (a) Technical Field of the Invention The present invention compares a plurality of input signals with threshold voltages of respective detection circuits composed of comparators, operational amplifiers, etc., and determines the respective three states. The present invention relates to a circuit that inputs input to a computer via a bus line (trl-state circuit), and relates to a threshold voltage setting method that can easily change the threshold voltage of each detection circuit.
缶）従来技術と問題点
第１図は従来例の複数の入力信号を夫々の比較器の閾値
電圧と比較しコンピュータに入力させる回路の構成を示
すブロック図である。1) Prior Art and Problems FIG. 1 is a block diagram showing the configuration of a conventional circuit that compares a plurality of input signals with the threshold voltage of each comparator and inputs the signals to a computer.
図中１−１〜１−１は比較器、２−１〜２− ｎは出力
が通常のＨ／Ｌレベルに加えてぃづれのレベルでもない
高インピーダンス状態となる機能をもち、バス（母線）
上に他の回路より出方している時は高インピーダンス状
態っ３状態回路、３はコンピュータ、４はバス（母線）
、Ｅ１〜Ｅｎは閾値電圧を示す。In the figure, 1-1 to 1-1 are comparators, and 2-1 to 2-n have a function in which the output is in a high impedance state, which is neither the normal H/L level nor any level, and the bus (bus line).
3 state circuit, 3 is computer, 4 is bus (bus)
, E1 to En indicate threshold voltages.
第１図の回路では、久方信号１〜人カ信号ｎに応じて比
較器１−１〜１−ｎの閾値電圧Ｅ、〜Ｅｎを個々に定め
ている。又３状態回路２−１〜２−ｎの出力は、バス４
に接続されコンピュータ３の入力に接続されており、３
状態回路３の出力は通常はハイインピーダンスとなって
いる。コンピュータ３が例えば入力信号１を取込みたい
場合は３状態回路２−１の出力をＨ１’Ｌレベルとなる
状態とし、パス４を介して取込む。しかしこの回路では
闇値電圧Ｅ、〜Ｅｎは固定されておシ閾値電圧ＥＩ−Ｅ
ｎを容易に変更することは出来ない欠点がある。尚又比
較器１−１〜１−ｎ、 ３状態回路２−１〜２−ｎ。In the circuit shown in FIG. 1, the threshold voltages E, -En of the comparators 1-1 to 1-n are individually determined according to the signal 1 to the signal n. In addition, the outputs of the three-state circuits 2-1 to 2-n are connected to the bus 4.
is connected to the input of computer 3, and 3
The output of the state circuit 3 is normally high impedance. For example, when the computer 3 wants to take in the input signal 1, the output of the three-state circuit 2-1 is set to the H1'L level, and the input signal 1 is taken in through the path 4. However, in this circuit, the dark value voltage E, ~En is fixed and the threshold voltage EI-E
There is a drawback that n cannot be easily changed. Furthermore, comparators 1-1 to 1-n and three-state circuits 2-1 to 2-n.
閾値電圧Ｅ、〜Ｅｎｔ−ＬＳＩ化すれば尚更閾値電圧を
可変することは困難であり汎用性はなくなる欠点がある
。If the threshold voltage E, ˜Ent-LSI is implemented, it will be even more difficult to vary the threshold voltage, and there will be a drawback that versatility will be lost.
（ｃ） 発明の目的
本発明は上記の欠点に鑑み、各検出回路の閾値電圧を容
易に変更出来る閾値電圧設定方式の提供にある。(c) Object of the Invention In view of the above drawbacks, the present invention provides a threshold voltage setting method that allows the threshold voltage of each detection circuit to be easily changed.
（ｄ） 発明の構成
本発明は上記の目的を達成するために、複数の入力信号
を夫々の検出回路の闇値電圧と比較して、夫々の３状態
回路（ｔｒｉ−ｓｔａｔｅ回路）を通じ母線を介してコ
ンビーータに入力さす回路において、上記各検出回路の
閾値電圧を設定する端子と該コンピュータ間にディジタ
ル・アナログ変換回路を設け、該コンピュータに所要の
入力信号を入力さす場合、該コンビーータよシ所定の信
号を該ディジタル・アナログ変換回路に入力し、該ディ
ジタル・アナログ変換回路よシ所望の電圧を発生させ閾
値電圧を設定することを特徴とする。(d) Structure of the Invention In order to achieve the above object, the present invention compares a plurality of input signals with the dark value voltage of each detection circuit, and detects a bus line through each tri-state circuit. In the circuit that inputs the input signal to the converter via the converter, a digital-to-analog conversion circuit is provided between the terminal for setting the threshold voltage of each of the detection circuits and the computer, and when the required input signal is input to the computer, the converter The signal is input to the digital-to-analog conversion circuit, and the digital-to-analog conversion circuit generates a desired voltage to set a threshold voltage.
（ｅ） 発明の実施例
以下本発明の１実施例につき図に従って説明する。第２
図は本発明の実施例の複数の入力信号を夫々の比較器の
閾値電圧と比較しコンピュータに入力さす回路の構成を
示すブロック図である。(e) Embodiment of the Invention An embodiment of the invention will be described below with reference to the drawings. Second
The figure is a block diagram showing the configuration of a circuit that compares a plurality of input signals with the threshold voltage of each comparator and inputs them to a computer according to an embodiment of the present invention.
図中第１図と同一機能のものは同一記号で示す。Components in the figure that have the same functions as those in FIG. 1 are indicated by the same symbols.
１′−１〜１′−ｎは比較器、３′はコンピュータ、５
はディジタル・アナログ変換器（以下Ｄ／Ａ変換器と称
す）を示す。1'-1 to 1'-n are comparators, 3' is a computer, 5
indicates a digital-to-analog converter (hereinafter referred to as a D/A converter).
第２図で第１図と異なる点は比較器１′−１〜１′−ｎ
の閾値電圧入力端子とコンビエータ３′の間にＤ／Ａ変
換器５を設けた点である。このＤ／Ａ変換器５は例えば
コンビーータ３′より回り１′の信号を送ればＩＶの電
圧を発生し、％１＃％０＃の信号を送れば２ｖの電圧を
発生し、亀１＃％１〃の信号を送■とすると、コンピュ
ータ３′は入力信号１を取込みたい場合は３状態回路２
−１に制御信号を送ると共にＤ／Ａ変換器５に１Ｑ＃＠
１＃の信号を送り、比較器１′−１の閾値電圧を１ｖと
し、入力信号ｎを取込みたい場合は３状態回路２− ｎ
に制御信号を送ると共にＤ／Ａ変換器５には％１す１“
の信号を送り比稼器１ ’ −ｎの閾値電圧を３ｖとす
る。尚この時他の比較器の閾値電圧も１ｖ又は３ｖとな
るも他の比較器に入力している信号はコンピュタタ３′
には入力しないので問題にならない。又例えば比較器１
′−１の閾値電圧を３ＶＫしたい場合には３状態回路２
−１に制御信号を送る時コンビエータ３′よりＤ／Ａ変
換器５に１１ハ１”の信号を送るようにすれば容易に比
較器１′−１の閾値電圧を所望の値に変更出来る。従っ
て比較器１′−１〜１’ −ｎ。The difference in Fig. 2 from Fig. 1 is that comparators 1'-1 to 1'-n
A D/A converter 5 is provided between the threshold voltage input terminal of the combiator 3' and the combinator 3'. For example, this D/A converter 5 generates a voltage of IV when a signal of 1' is sent from the converter 3', and a voltage of 2V is generated when a signal of %1#%0# is sent, If the computer 3' wants to receive the input signal 1, it will send the 3-state circuit 2.
-1 and sends a control signal to D/A converter 5 1Q#@
If you want to send 1# signal, set the threshold voltage of comparator 1'-1 to 1V, and take in input signal n, use 3-state circuit 2-n.
At the same time, a control signal is sent to the D/A converter 5.
A signal is sent to set the threshold voltage of the ratio amplifier 1'-n to 3V. At this time, the threshold voltages of the other comparators are also 1v or 3v, but the signals input to the other comparators are not connected to the computer 3'.
This is not a problem because it is not entered in the . For example, comparator 1
If you want to increase the threshold voltage of '-1 to 3VK, use 3-state circuit 2.
If the combiator 3' sends a signal of 11x1'' to the D/A converter 5 when sending the control signal to the comparator 1'-1, the threshold voltage of the comparator 1'-1 can be easily changed to a desired value. Therefore, comparators 1'-1 to 1'-n.
３状態回路２−１〜２−ｎ及びＤ／Ａ変換器５をＬＳＩ
化しても、比較器１′−１〜１′−ｎの閾値電圧は外部
より容易に所望の値に変更出来又このためＬＳＩ化した
回路は汎用性のあるもとなる。尚又入力信号がアナログ
信号で、このアナログ信号のレベルの状態を知りたい場
合は、比較器の閾値電圧を変化し比較器の出力の反転す
る閾値電圧を求めればよいが、このような場合でも上記
説明の如くコンビーータ３′よりの信号で閾値電圧を容
易に可変出来るので容易に知ることが出来る。3-state circuits 2-1 to 2-n and D/A converter 5 are integrated into LSI
However, the threshold voltages of the comparators 1'-1 to 1'-n can be easily changed to a desired value from the outside, and the LSI circuit is therefore versatile. Furthermore, if the input signal is an analog signal and you want to know the level state of this analog signal, you can change the threshold voltage of the comparator and find the threshold voltage at which the output of the comparator is inverted. As explained above, the threshold voltage can be easily varied by the signal from the converter 3', so it can be easily determined.
（ｆ） 発明の効果
以上詳細に説明せる如く本発明によれば、複数の入力信
号を夫々の検出回路の閾値′電圧と比較し夫々の３状態
回路を通じ母線を介してコンピュータに入力さす回路の
閾値電圧を容易に変更出来ると共にこの回路をＬＳＩ化
しても汎用性のあるものが得られる効果がある。(f) Effects of the Invention As explained in detail above, according to the present invention, a circuit compares a plurality of input signals with the threshold voltage of each detection circuit and inputs them to a computer via a bus through each three-state circuit. This has the advantage that the threshold voltage can be easily changed, and even if this circuit is made into an LSI, a versatile one can be obtained.
【図面の簡単な説明】
第１図は従来例の複数の入力信号を夫々の比較器の閾値
電圧と比較しコンピュータに入力さす回路の構成を示す
ブロック図、第２図は本発明の実施例の複数の入力信号
を夫々の比較器の閾値電圧と比較しコンピュータに入力
さす回路の構成を示すブロック図である。
図中１−１〜１− ｎ 、 １ ’−１〜１′−ｎは
比較器。
２−１〜２−ｎは３状態回路、３．３’はコンピュータ
。
４はバス、５はディジタル・アナログ変換器、Ｅ１〜Ｅ
ｎは閾値電圧を示す。[Brief Description of the Drawings] Fig. 1 is a block diagram showing the configuration of a conventional circuit that compares a plurality of input signals with the threshold voltage of each comparator and inputs them to a computer, and Fig. 2 shows an embodiment of the present invention. FIG. 2 is a block diagram showing the configuration of a circuit that compares a plurality of input signals with threshold voltages of respective comparators and inputs the results to a computer. In the figure, 1-1 to 1-n and 1'-1 to 1'-n are comparators. 2-1 to 2-n are three-state circuits, and 3.3' is a computer. 4 is a bus, 5 is a digital-to-analog converter, E1 to E
n indicates a threshold voltage.
Claims (1)
力する検出回路の該閾値電圧を入力する端子と該検出回
路の比較結果を入力する回路間にディジタル・アナログ
珍変換回路を設け、該回路に所要の入力信号を入力させ
る場合、該回路より所定の信号を該ディジタル・アナロ
グ変換回路に入力し、該ディジタル・アナログ変換回路
より所望の電圧を発生させ閾値電圧を設定することを特
徴とする閾値電圧設定方式。A digital-to-analog conversion circuit is provided between a terminal for inputting the threshold voltage of a detection circuit that compares a plurality of input signals with a threshold voltage and outputs the comparison result, and a circuit for inputting the comparison result of the detection circuit. When inputting a required input signal to the circuit, a predetermined signal is input from the circuit to the digital-to-analog conversion circuit, and a desired voltage is generated from the digital-to-analog conversion circuit to set a threshold voltage. threshold voltage setting method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22068782A JPS59110219A (en) | 1982-12-16 | 1982-12-16 | Setting system of threshold voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22068782A JPS59110219A (en) | 1982-12-16 | 1982-12-16 | Setting system of threshold voltage |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59110219A true JPS59110219A (en) | 1984-06-26 |
Family
ID=16754901
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22068782A Pending JPS59110219A (en) | 1982-12-16 | 1982-12-16 | Setting system of threshold voltage |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59110219A (en) |
-
1982
- 1982-12-16 JP JP22068782A patent/JPS59110219A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03201818A (en) | Comparing circuit | |
| JPS59110219A (en) | Setting system of threshold voltage | |
| US4524246A (en) | SLIC II--common-mode current rejection | |
| US20090015305A1 (en) | Digitized method for generating pulse width modulation signals | |
| US3207920A (en) | Tunnel diode logic circuit | |
| US7960985B2 (en) | Identification of integrated circuit | |
| JPH02156728A (en) | Bias circuit for a/d converter | |
| JP3164697B2 (en) | A / D converter | |
| US3740580A (en) | Threshold value switch | |
| JPH04157372A (en) | Window type voltage comparator circuit | |
| JP2983555B2 (en) | Comparison circuit | |
| JPS59181719A (en) | Offset compensating circuit | |
| JPH03216023A (en) | A/d converter | |
| US3604910A (en) | Parallel comparator with simultaneous carry generation and an analog output | |
| JPS62254072A (en) | Multivalued voltage level comparison circuit | |
| JPH0715337A (en) | One-bit cell and a/d converter | |
| JPH0327425A (en) | Input discrimination system by micro computer | |
| SU1023352A2 (en) | Device for simulation of electric load circuits | |
| JPS58137328A (en) | Input circuit | |
| JP2616196B2 (en) | Control device abnormality detection circuit | |
| JPH03145330A (en) | Latching comparator circuit | |
| JP2617484B2 (en) | Successive approximation type AD converter | |
| SU1081784A1 (en) | Two-threshold voltage comparator | |
| JP3281468B2 (en) | Analog test circuit | |
| JPH0319429A (en) | A/d converter |