JPS5899848A - シフタのパリテイ予知方式 - Google Patents

シフタのパリテイ予知方式

Info

Publication number
JPS5899848A
JPS5899848A JP56196745A JP19674581A JPS5899848A JP S5899848 A JPS5899848 A JP S5899848A JP 56196745 A JP56196745 A JP 56196745A JP 19674581 A JP19674581 A JP 19674581A JP S5899848 A JPS5899848 A JP S5899848A
Authority
JP
Japan
Prior art keywords
parity
shift
register
digit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56196745A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6214858B2 (show.php
Inventor
Masanori Mogi
正徳 茂木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56196745A priority Critical patent/JPS5899848A/ja
Publication of JPS5899848A publication Critical patent/JPS5899848A/ja
Publication of JPS6214858B2 publication Critical patent/JPS6214858B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
JP56196745A 1981-12-09 1981-12-09 シフタのパリテイ予知方式 Granted JPS5899848A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56196745A JPS5899848A (ja) 1981-12-09 1981-12-09 シフタのパリテイ予知方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56196745A JPS5899848A (ja) 1981-12-09 1981-12-09 シフタのパリテイ予知方式

Publications (2)

Publication Number Publication Date
JPS5899848A true JPS5899848A (ja) 1983-06-14
JPS6214858B2 JPS6214858B2 (show.php) 1987-04-04

Family

ID=16362893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56196745A Granted JPS5899848A (ja) 1981-12-09 1981-12-09 シフタのパリテイ予知方式

Country Status (1)

Country Link
JP (1) JPS5899848A (show.php)

Also Published As

Publication number Publication date
JPS6214858B2 (show.php) 1987-04-04

Similar Documents

Publication Publication Date Title
US4135249A (en) Signed double precision multiplication logic
KR100202206B1 (ko) 유한체의 곱셈적역원을 계산하는 데이타 처리 장치
US4805131A (en) BCD adder circuit
JP2582077B2 (ja) バス接続方式
EP0543517B1 (en) A circuit detecting the position of an extreme "1" bit in a binary number
KR100282516B1 (ko) 길쌈부호 생성기 및 이를 내장한 디지털 신호 프로세서
US5129066A (en) Bit mask generator circuit using multiple logic units for generating a bit mask sequence
US4623872A (en) Circuit for CSD-coding of a binary number represented in two's complement
US4879677A (en) Parallel adder circuit with sign bit decoder for multiplier
US4538238A (en) Method and apparatus for calculating the residue of a signed binary number
US4783757A (en) Three input binary adder
US5671238A (en) Method and circuitry for generating r-bit parallel CRC code for an l-bit data source
JPS5899848A (ja) シフタのパリテイ予知方式
EP0332845A2 (en) Dual look ahead mask generator
US4604684A (en) Digital computer having unique instruction decoding logic
RU2099776C1 (ru) Цифровой сумматор
JPS6221293B2 (show.php)
US5668525A (en) Comparator circuit using two bit to four bit encoder
JPH08149017A (ja) Ｃｒｃ符号生成方法
GB2226165A (en) Parallel carry generation adder
US6044063A (en) Unsigned integer comparator
SU798828A1 (ru) Двухразр дный сумматор в коде"M из
JPS5872253A (ja) 巡回符号演算方式
KR19990061864A (ko) 병렬 방식의 헤더 오류 제어값 계산 회로
US4141077A (en) Method for dividing two numbers and device for effecting same