JPS5859237U - Analog to digital converter - Google Patents
Analog to digital converterInfo
- Publication number
- JPS5859237U JPS5859237U JP15320081U JP15320081U JPS5859237U JP S5859237 U JPS5859237 U JP S5859237U JP 15320081 U JP15320081 U JP 15320081U JP 15320081 U JP15320081 U JP 15320081U JP S5859237 U JPS5859237 U JP S5859237U
- Authority
- JP
- Japan
- Prior art keywords
- capacitor
- voltage
- analog
- digital converter
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案になるアナログ・デジタル変換−器の第
１実施例の回路図、第２図Ａ−Ｆは第１図示の回路の各
部の信号波形図、第３図はコンデンサの放電時間ΔＴと
入力レベルとの関係を示す図、第４図は本考案になるア
ナログ・デジタル変換器の第２実施例の回路図、第５図
Ａ〜Ｅは第４図示の回路の各部の信号詩形図である。
１．４・ｉ・入力端子、２． ３． ６． ７・・・演
算増幅器、５・・・出力端子、８・・・コンピュータ、
Ｃ□〜Ｃ４−・・・コンデンサ、Ｄ１〜Ｄ４・・・ダイ
オード、Ｒ□〜Ｒ１４・・・抵抗、Ｑ、、 Ｑ２・・・
ＦＥＴ０Fig. 1 is a circuit diagram of the first embodiment of the analog-to-digital converter according to the present invention, Fig. 2 A-F is a signal waveform diagram of each part of the circuit shown in Fig. 1, and Fig. 3 is the discharging time of the capacitor. A diagram showing the relationship between ΔT and input level, FIG. 4 is a circuit diagram of the second embodiment of the analog-to-digital converter according to the present invention, and FIGS. 5 A to E are signal diagrams of each part of the circuit shown in FIG. It is a diagram. 1.4・i・input terminal, 2. 3. 6. 7... operational amplifier, 5... output terminal, 8... computer,
C□~C4-... Capacitor, D1-D4... Diode, R□-R14... Resistor, Q, Q2...
FET0
Claims (3)
コンデンサを該整流した信号のピーク電圧゛まで充電し
、該コンデンサの両端電圧を基準電圧と比較しつつ該コ
ンデンサを指数関数的に放電させ、該放電の開始時より
該コンデンサの両端電圧が該基準電圧となるまでの時間
を計数して該被測定交流信号のピーク電圧の対数のデジ
タル値を得るよう構成したアナログ・デジタル変換器。 −(1) Rectify the AC signal to be measured, charge a capacitor with the rectified signal to the peak voltage of the rectified signal, and discharge the capacitor exponentially while comparing the voltage across the capacitor with the reference voltage. an analog-to-digital converter configured to count the time from the start of the discharge until the voltage across the capacitor reaches the reference voltage to obtain a digital value of the logarithm of the peak voltage of the AC signal to be measured. −
充電する際該コンデンサ及び抵抗により時定数を設定し
て充電を行なうよう構成した実用新案登録請求の範囲第
１項記載のアナログ・デジタル変換器。(2) The analog-to-digital converter according to claim 1, which is configured to charge the capacitor to the peak voltage of the rectified signal by setting a time constant using the capacitor and resistor. .
なわれ該コンデンサの電圧が該演算増幅器 ”に帰
還しないよう構成した実用新案登録請求の範囲第１項又
は第２項記載のアナログ・デジタル変換器。(3) The analog converter according to claim 1 or 2 of the utility model registration, wherein the AC signal to be measured is rectified using an operational amplifier, and the voltage of the capacitor is not fed back to the operational amplifier. Digital converter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15320081U JPS5859237U (en) | 1981-10-15 | 1981-10-15 | Analog to digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15320081U JPS5859237U (en) | 1981-10-15 | 1981-10-15 | Analog to digital converter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5859237U true JPS5859237U (en) | 1983-04-21 |
Family
ID=29945824
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15320081U Pending JPS5859237U (en) | 1981-10-15 | 1981-10-15 | Analog to digital converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5859237U (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5031978B1 (en) * | 1970-12-30 | 1975-10-16 | ||
| JPS53116065A (en) * | 1977-03-22 | 1978-10-11 | Hitachi Ltd | A/d converting circuit |
-
1981
- 1981-10-15 JP JP15320081U patent/JPS5859237U/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5031978B1 (en) * | 1970-12-30 | 1975-10-16 | ||
| JPS53116065A (en) * | 1977-03-22 | 1978-10-11 | Hitachi Ltd | A/d converting circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5859237U (en) | Analog to digital converter | |
| JPS5859238U (en) | Analog to digital converter | |
| JPS5859236U (en) | Analog to digital converter | |
| JPS58178725U (en) | nonlinear integration circuit | |
| JPS58178681U (en) | level detection circuit | |
| JPS624914Y2 (en) | ||
| JPS5811331U (en) | signal discrimination device | |
| JPS5813738U (en) | analog digital converter | |
| JPS6137626U (en) | variable resistance circuit | |
| JPS5925839U (en) | One-shot multivibrator circuit | |
| JPS59166122U (en) | Capacitance voltage conversion circuit | |
| JPS6138888U (en) | DC-DC converter protection circuit | |
| JPS5891173U (en) | Peak level detection circuit | |
| JPS60174869U (en) | Peak detection circuit | |
| JPS5873648U (en) | analog digital converter | |
| JPS59179382U (en) | slope detector | |
| JPS60173079U (en) | Simple voltage detection circuit | |
| JPS59169142U (en) | timer circuit | |
| JPS5881637U (en) | Microcomputer reset circuit | |
| JPS59159031U (en) | oscillation circuit | |
| JPS6077293U (en) | AC/DC conversion circuit | |
| JPS58140473U (en) | Cathode ray tube tube scale sensitivity setting device | |
| JPS5816935U (en) | reset circuit | |
| JPS5882044U (en) | voltage timer circuit | |
| JPS59128574U (en) | Overvoltage detection circuit |