JPS5853220A - 逆相信号発生回路 - Google Patents

逆相信号発生回路

Info

Publication number
JPS5853220A
JPS5853220A JP56151609A JP15160981A JPS5853220A JP S5853220 A JPS5853220 A JP S5853220A JP 56151609 A JP56151609 A JP 56151609A JP 15160981 A JP15160981 A JP 15160981A JP S5853220 A JPS5853220 A JP S5853220A
Authority
JP
Japan
Prior art keywords
field effect
effect transistor
fet
effect transistors
series circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56151609A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6349932B2 (enrdf_load_stackoverflow
Inventor
Masahiro Hirayama
昌宏 平山
Ryoji Kawasaki
良治 川崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56151609A priority Critical patent/JPS5853220A/ja
Publication of JPS5853220A publication Critical patent/JPS5853220A/ja
Publication of JPS6349932B2 publication Critical patent/JPS6349932B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP56151609A 1981-09-25 1981-09-25 逆相信号発生回路 Granted JPS5853220A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56151609A JPS5853220A (ja) 1981-09-25 1981-09-25 逆相信号発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56151609A JPS5853220A (ja) 1981-09-25 1981-09-25 逆相信号発生回路

Publications (2)

Publication Number Publication Date
JPS5853220A true JPS5853220A (ja) 1983-03-29
JPS6349932B2 JPS6349932B2 (enrdf_load_stackoverflow) 1988-10-06

Family

ID=15522268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56151609A Granted JPS5853220A (ja) 1981-09-25 1981-09-25 逆相信号発生回路

Country Status (1)

Country Link
JP (1) JPS5853220A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188936A (ja) * 1982-04-28 1983-11-04 Sony Corp 高速分周回路
EP1304801A1 (en) * 1995-10-31 2003-04-23 STMicroelectronics, Inc. PECL buffer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188936A (ja) * 1982-04-28 1983-11-04 Sony Corp 高速分周回路
EP1304801A1 (en) * 1995-10-31 2003-04-23 STMicroelectronics, Inc. PECL buffer

Also Published As

Publication number Publication date
JPS6349932B2 (enrdf_load_stackoverflow) 1988-10-06

Similar Documents

Publication Publication Date Title
US5012137A (en) ECL-CMOS converter
US6784719B2 (en) Level shift circuit for transmitting signal from leading edge to trailing edge of input signal
KR960009413A (ko) 디지탈 전압 시프터 및 이를 이용한 시스템
JP2003067096A (ja) 内部および外部からバイアスがかけられたデュアルモードの１３９４準拠ドライバー
US5789942A (en) High speed signal level converting circuit having a reduced consumed electric power
JPS5853220A (ja) 逆相信号発生回路
US5406142A (en) Level shifting low to high supply voltage interface circuit
JPH11503590A (ja) 容量的に負荷状態とされたホロワ回路に対するひずみ補償
US20080238496A1 (en) Current mode receiver
JPS62272722A (ja) Ｔｔｌ論理レベルｃｍｏｓ入力バツフア
JPH11312931A (ja) ｇｍセルおよびこれを用いたカレントインターポレーションＡ／Ｄ変換器
US11714445B2 (en) Current mirror circuit
EP0913932A2 (en) A buffering integrated circuit
JP2570050B2 (ja) ディジタル回路
JPH11195977A (ja) パストランジスタ回路
JPH08228140A (ja) スイッチング速度変動検出装置
JPH02101819A (ja) ディジタル比較器
JP2000091859A (ja) オペアンプ回路
US7932747B2 (en) Circuit arrangement and method for shifting a voltage level
JPH03222515A (ja) ２相クロック発生回路
JP2658914B2 (ja) 入力回路
JPH01124012A (ja) 中間電位発生回路
JPH0273599A (ja) シフトレジスタ
JPH01305723A (ja) レベル変換回路
KR970024600A (ko) 레벨시프트회로