JPS5843768B2 - 入出力処理システム用の指向コ−ド生成装置 - Google Patents

入出力処理システム用の指向コ−ド生成装置

Info

Publication number
JPS5843768B2
JPS5843768B2 JP51026008A JP2600876A JPS5843768B2 JP S5843768 B2 JPS5843768 B2 JP S5843768B2 JP 51026008 A JP51026008 A JP 51026008A JP 2600876 A JP2600876 A JP 2600876A JP S5843768 B2 JPS5843768 B2 JP S5843768B2
Authority
JP
Japan
Prior art keywords
module
register
line
data
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP51026008A
Other languages
English (en)
Japanese (ja)
Other versions
JPS51114836A (en
Inventor
アーネスト・エム・モナハン
ウイリアム・エイ・シエリー
ガービン・ウエスレー・パツターソン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Original Assignee
HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc filed Critical HANEIUERU INFUOOMEISHON SHISUTEMUSU Inc
Publication of JPS51114836A publication Critical patent/JPS51114836A/ja
Publication of JPS5843768B2 publication Critical patent/JPS5843768B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
JP51026008A 1975-03-26 1976-03-10 入出力処理システム用の指向コ−ド生成装置 Expired JPS5843768B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/562,362 US4000487A (en) 1975-03-26 1975-03-26 Steering code generating apparatus for use in an input/output processing system

Publications (2)

Publication Number Publication Date
JPS51114836A JPS51114836A (en) 1976-10-08
JPS5843768B2 true JPS5843768B2 (ja) 1983-09-29

Family

ID=24245972

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51026008A Expired JPS5843768B2 (ja) 1975-03-26 1976-03-10 入出力処理システム用の指向コ−ド生成装置

Country Status (10)

Country Link
US (1) US4000487A (enExample)
JP (1) JPS5843768B2 (enExample)
BE (1) BE840022A (enExample)
BR (1) BR7601533A (enExample)
CA (1) CA1057861A (enExample)
CH (1) CH614056A5 (enExample)
DE (1) DE2612139A1 (enExample)
FR (1) FR2305792A1 (enExample)
GB (1) GB1547383A (enExample)
NL (1) NL7602833A (enExample)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130865A (en) * 1974-06-05 1978-12-19 Bolt Beranek And Newman Inc. Multiprocessor computer apparatus employing distributed communications paths and a passive task register
IT1054410B (it) * 1975-11-21 1981-11-10 Mitsui Petrochemical Ind Catalizzatori per la polimerizzazione delle alfa olefine
US4124891A (en) * 1976-11-18 1978-11-07 Honeywell Information Systems Inc. Memory access system
US4080649A (en) * 1976-12-16 1978-03-21 Honeywell Information Systems Inc. Balancing the utilization of I/O system processors
US4091455A (en) * 1976-12-20 1978-05-23 Honeywell Information Systems Inc. Input/output maintenance access apparatus
US4075686A (en) * 1976-12-30 1978-02-21 Honeywell Information Systems Inc. Input/output cache system including bypass capability
US4137565A (en) * 1977-01-10 1979-01-30 Xerox Corporation Direct memory access module for a controller
US4348725A (en) * 1977-01-19 1982-09-07 Honeywell Information Systems Inc. Communication line service interrupt technique for a communications processing system
US4071888A (en) * 1977-02-16 1978-01-31 Bell Telephone Laboratories, Incorporated Telephone multiline automatic voice answer system
US4084234A (en) * 1977-02-17 1978-04-11 Honeywell Information Systems Inc. Cache write capacity
US4315314A (en) * 1977-12-30 1982-02-09 Rca Corporation Priority vectored interrupt having means to supply branch address directly
US4408271A (en) * 1979-01-02 1983-10-04 Honeywell Information Systems Inc. Circuit for implementing a digital computer instruction
JPS57137957A (en) * 1981-02-20 1982-08-25 Hitachi Ltd Terminal connection system
US4458357A (en) * 1981-08-17 1984-07-03 Basic Four Corporation Circuit board identity generator
JPS5833770A (ja) * 1981-08-24 1983-02-28 Sony Corp デジタルデ−タのプログラム転送方法
US4484270A (en) * 1982-07-07 1984-11-20 Sperry Corporation Centralized hardware control of multisystem access to shared and non-shared subsystems
EP0116098B1 (en) * 1983-01-31 1988-06-22 Unisys Corporation Peripheral controller for i/o subsystem using slow devices
GB2156556B (en) * 1984-03-23 1987-09-03 Philips Electronic Associated Electrical circuit unit and circuit arrangement including a plurality of such units
US4660143A (en) * 1984-09-24 1987-04-21 The United States Of America As Represented By The Secretary Of The Air Force Programmable realtime interface between a Block Floating Point processor and memory
GB8524455D0 (en) * 1985-10-03 1985-11-06 Isolation Systems Ltd Monitoring activity of peripheral devices
JPH01175057A (ja) * 1987-12-28 1989-07-11 Toshiba Corp セキュリティの動的管理方法
EP0367702B1 (en) * 1988-10-31 1995-11-08 International Business Machines Corporation Multiprocessing system and method for shared storage usage
US5243700A (en) * 1988-12-30 1993-09-07 Larsen Robert E Port expander architecture for mapping a first set of addresses to external memory and mapping a second set of addresses to an I/O port
GB2227582B (en) * 1988-12-30 1992-11-04 Intel Corp Port expander architecture for eprom
US5347637A (en) * 1989-08-08 1994-09-13 Cray Research, Inc. Modular input/output system for supercomputers
US5388217A (en) * 1991-12-13 1995-02-07 Cray Research, Inc. Distributing system for multi-processor input and output using channel adapters
US5762264A (en) * 1996-09-16 1998-06-09 Ginsberg; Guenter A. Mail indicator
JP4542308B2 (ja) * 2002-12-16 2010-09-15 株式会社ソニー・コンピュータエンタテインメント 信号処理用デバイス及び情報処理機器
US8082381B2 (en) * 2008-09-02 2011-12-20 Nvidia Corporation Connecting a plurality of peripherals
US8103803B2 (en) * 2008-11-21 2012-01-24 Nvidia Corporation Communication between a processor and a controller
US8610732B2 (en) * 2008-12-11 2013-12-17 Nvidia Corporation System and method for video memory usage for general system application
US8677074B2 (en) * 2008-12-15 2014-03-18 Nvidia Corporation Shared memory access techniques

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3283306A (en) * 1962-11-26 1966-11-01 Rca Corp Information handling apparatus including time sharing of plural addressable peripheral device transfer channels
US3483522A (en) * 1966-05-26 1969-12-09 Gen Electric Priority apparatus in a computer system
US3473159A (en) * 1966-07-07 1969-10-14 Gen Electric Data processing system including means for protecting predetermined areas of memory
US3447135A (en) * 1966-08-18 1969-05-27 Ibm Peripheral data exchange
US3421150A (en) * 1966-08-26 1969-01-07 Sperry Rand Corp Multiprocessor interrupt directory
US3702462A (en) * 1967-10-26 1972-11-07 Delaware Sds Inc Computer input-output system
US3638198A (en) * 1969-07-09 1972-01-25 Burroughs Corp Priority resolution network for input/output exchange
US3665404A (en) * 1970-04-09 1972-05-23 Burroughs Corp Multi-processor processing system having interprocessor interrupt apparatus
US3665415A (en) * 1970-04-29 1972-05-23 Honeywell Inf Systems Data processing system with program interrupt priority apparatus utilizing working store for multiplexing interrupt requests
US3820079A (en) * 1971-11-01 1974-06-25 Hewlett Packard Co Bus oriented,modular,multiprocessing computer
US3848233A (en) * 1971-11-01 1974-11-12 Bunker Ramo Method and apparatus for interfacing with a central processing unit
US3728693A (en) * 1972-04-28 1973-04-17 Burroughs Corp Programmatically controlled interrupt system for controlling input/output operations in a digital computer
US3812463A (en) * 1972-07-17 1974-05-21 Sperry Rand Corp Processor interrupt pointer
US3831151A (en) * 1973-04-04 1974-08-20 Gte Automatic Electric Lab Inc Sense line processor with priority interrupt arrangement for data processing systems
US3825903A (en) * 1973-04-30 1974-07-23 Ibm Automatic switching of storage protect keys

Also Published As

Publication number Publication date
NL7602833A (nl) 1976-09-28
DE2612139A1 (de) 1976-11-04
FR2305792B1 (enExample) 1981-04-30
CA1057861A (en) 1979-07-03
FR2305792A1 (fr) 1976-10-22
BE840022A (fr) 1976-07-16
AU1186376A (en) 1977-09-15
GB1547383A (en) 1979-06-20
BR7601533A (pt) 1976-09-28
CH614056A5 (enExample) 1979-10-31
US4000487A (en) 1976-12-28
JPS51114836A (en) 1976-10-08

Similar Documents

Publication Publication Date Title
JPS5843768B2 (ja) 入出力処理システム用の指向コ−ド生成装置
US4006466A (en) Programmable interface apparatus and method
US4075686A (en) Input/output cache system including bypass capability
US4124891A (en) Memory access system
US4084234A (en) Cache write capacity
US4091455A (en) Input/output maintenance access apparatus
US4080649A (en) Balancing the utilization of I/O system processors
US4017839A (en) Input/output multiplexer security system
US4084236A (en) Error detection and correction capability for a memory system
US4099234A (en) Input/output processing system utilizing locked processors
US4412281A (en) Distributed signal processing system
US4395758A (en) Accelerator processor for a data processing system
US4493034A (en) Apparatus and method for an operating system supervisor in a data processing system
US3753236A (en) Microprogrammable peripheral controller
US4090239A (en) Interval timer for use in an input/output system
SE447171B (sv) Databehandlingssystem
JPS63191233A (ja) データ処理装置
US3716837A (en) Interrupt handling
IE50247B1 (en) Data processing system including internal register addressing arrangements
US3360780A (en) Data processor utilizing combined order instructions
US20030188169A1 (en) System and method for controlling device-to-device accesses within a computer system
US5440689A (en) Interprocessor communication system for direct processor to processor communication between internal general purpose registers transparent to the execution of processors thereof
US6263412B1 (en) Method and apparatus for RAM emulation using a processor register set
JPS6132703B2 (enExample)
JPS603049A (ja) バスインタ−フエ−ス装置