JPS5831457A - デ−タ処理装置 - Google Patents

デ−タ処理装置

Info

Publication number
JPS5831457A
JPS5831457A JP56129105A JP12910581A JPS5831457A JP S5831457 A JPS5831457 A JP S5831457A JP 56129105 A JP56129105 A JP 56129105A JP 12910581 A JP12910581 A JP 12910581A JP S5831457 A JPS5831457 A JP S5831457A
Authority
JP
Japan
Prior art keywords
shift
logic
flop
flip
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56129105A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6141426B2 (enExample
Inventor
Hisayoshi Tsubo
坪　尚義
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56129105A priority Critical patent/JPS5831457A/ja
Publication of JPS5831457A publication Critical patent/JPS5831457A/ja
Publication of JPS6141426B2 publication Critical patent/JPS6141426B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP56129105A 1981-08-17 1981-08-17 デ−タ処理装置 Granted JPS5831457A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56129105A JPS5831457A (ja) 1981-08-17 1981-08-17 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56129105A JPS5831457A (ja) 1981-08-17 1981-08-17 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS5831457A true JPS5831457A (ja) 1983-02-24
JPS6141426B2 JPS6141426B2 (enExample) 1986-09-16

Family

ID=15001188

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56129105A Granted JPS5831457A (ja) 1981-08-17 1981-08-17 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS5831457A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63123135A (ja) * 1986-11-13 1988-05-26 Nec Corp シフトパス診断方式
JPS63280342A (ja) * 1987-05-13 1988-11-17 Nec Corp シフトパス故障診断装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63123135A (ja) * 1986-11-13 1988-05-26 Nec Corp シフトパス診断方式
JPS63280342A (ja) * 1987-05-13 1988-11-17 Nec Corp シフトパス故障診断装置

Also Published As

Publication number Publication date
JPS6141426B2 (enExample) 1986-09-16

Similar Documents

Publication Publication Date Title
Lomazova Nested Petri Nets - a Formalism for Specification and Verification of Multi-Agent Distributed Systems
JPH1063707A (ja) 論理回路検証装置および論理回路検証方法
Kohavi et al. Variable-length distinguishing sequences and their application to the design of fault-detection experiments
US5657484A (en) Method for carrying out a boolean operation between any two bits of any two registers
Berger et al. Fault detection in fanout-free combinational networks
JPS5831457A (ja) デ−タ処理装置
US7996200B2 (en) Transaction-based system and method for abstraction of hardware designs
US3898444A (en) Binary counter with error detection and transient error correction
Kleijn et al. Process semantics of P/T-Nets with inhibitor arcs
Harnik On the existence of saturated models of stable theories
US6637009B2 (en) Optimization of a logic circuit having a hierarchical structure
Narasimhan et al. Early comparison and decision strategies for datapaths that recover from transient faults
Abdi et al. Packing odd T‐joins with at most two terminals
Rutten A structural co-induction theorem
JPS61500990A (ja) 浮動小数点条件符号生成方式
Jarrow An integrated axiomatic approach to the existence of ordinal and cardinal utility functions
US2974309A (en) Magnetic core logical circuits
Johannes et al. SLOCOP-II: A versatile timing verification system for MOSVLSI
Mukund Finite-state automata on infinite inputs
Punčochář et al. Substructural Logics' by Ondrej Majer
DesMarais et al. Reliability analysis of logic circuits
US20230080172A1 (en) Transmitting node instructions
US20070271534A1 (en) Trace Equivalence Identification Through Structural Isomorphism Detection With On The Fly Logic Writing
SU1012268A2 (ru) Модель ветви графа
Panangaden A Proof System for Dataflow