JPS58220531A - Diagnosing circuit - Google Patents
Diagnosing circuitInfo
- Publication number
- JPS58220531A JPS58220531A JP57104459A JP10445982A JPS58220531A JP S58220531 A JPS58220531 A JP S58220531A JP 57104459 A JP57104459 A JP 57104459A JP 10445982 A JP10445982 A JP 10445982A JP S58220531 A JPS58220531 A JP S58220531A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- diagnosed
- signal
- diagnosis
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/10—Monitoring; Testing of transmitters
- H04B17/15—Performance testing
- H04B17/19—Self-testing arrangements
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は診断開始時に出力信号状態を一義的に定めるこ
とのできないような回路を含む被診断回路に対する診断
回路に関するものである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a diagnostic circuit for a circuit to be diagnosed that includes a circuit whose output signal state cannot be uniquely determined at the start of diagnosis.
第1図に従来の回路構成を示す。第1図において診断開
始信号7はナントゲートによ多構成される保持回路1で
保持され、更に7リツプフロツプ回路2でクロック信号
8と位相同期化が図られる。FIG. 1 shows a conventional circuit configuration. In FIG. 1, a diagnosis start signal 7 is held in a holding circuit 1 composed of a number of Nandt gates, and is further phase synchronized with a clock signal 8 in a seven-lip-flop circuit 2.
この位相同期化された診断開始信号2−1は、微分回路
3によシ変化点検出され、被診断回路6及びこの出力信
号と同じ出力信号を発生する基準信号発生回路4の初期
値設定のための信号3−1として入力される。この後、
比較診断部5において前記基準信号発生回路4と被診断
回路6との出力信号の診断を開始する。This phase-synchronized diagnosis start signal 2-1 is detected by a differentiating circuit 3, and is used to set the initial values of the circuit to be diagnosed 6 and the reference signal generation circuit 4 that generates the same output signal as this output signal. It is input as signal 3-1. After this,
The comparative diagnosis section 5 starts diagnosing the output signals of the reference signal generation circuit 4 and the circuit to be diagnosed 6.
しかし被診断回路には、初期値設定を必要としない分周
回路のような回路部が含まれることが多く、このような
場合にはその回路の、例えばリセット端子のような初期
値設定用の端子は電源などに接続され、回路の安定化が
図られているのが一般的である。このような回路に診断
用の初期値設定用の信号を加え“ることは不可能であシ
、従来形の構成による診断回路では被診断回路に大きな
制約があった。However, the circuit to be diagnosed often includes circuit parts such as frequency divider circuits that do not require initial value settings, and in such cases, the circuit's initial value setting, such as a reset terminal, is The terminals are generally connected to a power source to stabilize the circuit. It is impossible to add a signal for setting an initial value for diagnosis to such a circuit, and a diagnosis circuit with a conventional configuration has significant restrictions on the circuit to be diagnosed.
本発明の目的は従来形とは逆に被診断回路の動作周期情
報を基に1診断回路の動作を開始することによシ、前述
の欠点を回避できる診断回路を提供することにある。An object of the present invention is to provide a diagnostic circuit that can avoid the above-mentioned drawbacks by starting the operation of one diagnostic circuit based on the operation cycle information of the circuit to be diagnosed, contrary to the conventional type.
本発明の診断回路は、論理回路の診断開始信号の保持回
路と、被診断回路の動作周期情報を基にその最長動作周
期を示す信号の発生回路と、前記保持回路の出力信号を
前記被診断回路の最長動作周期に位相同期させるための
フリップフロップ回路と、その出力信号の微分回路、及
びその内容を示すべし基準信号発生回路と、その出力信
号と前記被診断回路の出力信号との比較診断部を有し、
被診断回路の動作周期情報を基に最長動作周期を決定し
前記基準信号発生回路をその最長動作周期、′
に合せて動作させることを特徴とする。The diagnostic circuit of the present invention includes: a holding circuit for a diagnosis start signal of a logic circuit; a generating circuit for generating a signal indicating the longest operating cycle of the circuit to be diagnosed based on operating cycle information of the circuit to be diagnosed; A flip-flop circuit for phase synchronizing with the longest operating cycle of the circuit, a differentiating circuit for its output signal, a reference signal generation circuit that should indicate its contents, and a comparative diagnosis between its output signal and the output signal of the circuit to be diagnosed. has a department;
The present invention is characterized in that the longest operating cycle is determined based on the operating cycle information of the circuit to be diagnosed, and the reference signal generating circuit is operated in accordance with the longest operating cycle.
次に本発明の実施例を図面を参照して説明する1第2図
は本発明の一実施例であり、第3図はその動作を示すタ
イミング図である。第2図において、診断開始信号18
はナントゲート回路よ多構成される保持回路11で保持
され、更にフリップフロップ回路12に入力される。一
方、被診断回路16の各種動作周期情報16−1を選択
し、これら情報を基に、前記被診断回路16の最長動作
周期を示す信号を発生回路17において作成する。Next, an embodiment of the present invention will be described with reference to the drawings. Fig. 2 shows an embodiment of the present invention, and Fig. 3 is a timing diagram showing its operation. In FIG. 2, the diagnosis start signal 18
is held in a holding circuit 11 composed of a number of Nant gate circuits, and is further input to a flip-flop circuit 12. On the other hand, various operating cycle information 16-1 of the circuit to be diagnosed 16 is selected, and based on this information, a signal indicating the longest operating cycle of the circuit to be diagnosed 16 is generated in the generating circuit 17.
この信号を前記フリップフロップ回路12のクロック入
力端子Tに与えることにより、その出力信号12−1は
被診断回路16の最長動作周期に同期化された信号とな
る。この信号12−1を微分回路13で変化点情報の信
号に変換し、前記被診断回路16の出力信号診断のため
の基準信号を発生させる基準信号発生回路14に与える
。この結果、前記基準信号発生回路14の出力信号は被
診断回路16の出力信号と同期化され、比較診断部15
によシ診断が開始され、診断終了信号2oが:::
入力されるまで継続される。By applying this signal to the clock input terminal T of the flip-flop circuit 12, the output signal 12-1 becomes a signal synchronized with the longest operating cycle of the circuit to be diagnosed 16. This signal 12-1 is converted into a signal of change point information by a differentiating circuit 13, and is applied to a reference signal generating circuit 14 which generates a reference signal for diagnosing the output signal of the circuit 16 to be diagnosed. As a result, the output signal of the reference signal generation circuit 14 is synchronized with the output signal of the circuit to be diagnosed 16, and the comparison diagnosis section 15
The diagnosis is started and continues until the diagnosis end signal 2o is input.
以上の説明から明らかなように、本発明によれば、従来
形における診断開始時の被診断回路の初期値設定は不要
となシ、又これによシ初期値設定が不可能であるような
回路を含む被診断回路に対しても容易に適用できる。As is clear from the above explanation, according to the present invention, there is no need to set the initial value of the circuit to be diagnosed at the start of diagnosis in the conventional type, and this makes it impossible to set the initial value. It can also be easily applied to circuits to be diagnosed including circuits.
第1図は従来の論理回路を対象とする診断回路の構成図
であシ、第2図は本発明による診断回路の実施例を示す
構成図であシ、第3図はその動作を示すタイミング図で
ある。
1.11・・・・・・ナントゲート回路、2.12・・
・・・・フリップフロップ回路、3.13・・・・・・
微分回路、4.14・・・・・・基準信号発生回路、5
.15・・・・・・比較診断部、6.16・・・・・・
被診断回路、17・・・・・・信号発生回路。
l 1 % Q ” ’N 予 刈
さ \ N 四 リ すFIG. 1 is a configuration diagram of a conventional diagnostic circuit for logic circuits, FIG. 2 is a configuration diagram showing an embodiment of the diagnostic circuit according to the present invention, and FIG. 3 is a timing diagram showing its operation. It is a diagram. 1.11...Nant gate circuit, 2.12...
...Flip-flop circuit, 3.13...
Differentiation circuit, 4.14...Reference signal generation circuit, 5
.. 15... Comparative diagnosis section, 6.16...
Circuit to be diagnosed, 17...Signal generation circuit. l 1 % Q ” 'N pre-harvest
Claims (1)
作周期情報を基にその最長動作周期を示す信号の発生回
路と、前記保持回路の出力信号を前記被診断回路の最長
動作周期に位相同期化させるための7リツプ70ツブ回
路と、その出力信号の微分回路、及び基準信号発生回路
と、その出力信号と前記被診断回路の出力信号との比較
診断部を有し、被診断回路の動作周期情報を基に最長動
作周期を決定し、前記基準信号発生回路をその最長動作
周期に合せて動作させることを特徴とする診断回路。a holding circuit for a diagnosis start signal of a logic circuit; a generating circuit for generating a signal indicating the longest operating cycle based on operating cycle information of the circuit to be diagnosed; and a circuit for generating a signal indicating the longest operating cycle of the circuit to be diagnosed; It has a 7-lip 70-tube circuit for synchronization, a differentiation circuit for its output signal, a reference signal generation circuit, and a comparison diagnosis section for comparing its output signal with the output signal of the circuit to be diagnosed. A diagnostic circuit characterized in that a longest operating cycle is determined based on operating cycle information, and the reference signal generating circuit is operated in accordance with the longest operating cycle.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57104459A JPS58220531A (en) | 1982-06-17 | 1982-06-17 | Diagnosing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57104459A JPS58220531A (en) | 1982-06-17 | 1982-06-17 | Diagnosing circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58220531A true JPS58220531A (en) | 1983-12-22 |
Family
ID=14381178
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57104459A Pending JPS58220531A (en) | 1982-06-17 | 1982-06-17 | Diagnosing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58220531A (en) |
-
1982
- 1982-06-17 JP JP57104459A patent/JPS58220531A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04336308A (en) | Single-chip microcomputer | |
JPH03136513A (en) | Device for converting d-type flip-flop into b-type flip-flop able to sample data by both of front edge and rear edge of clock signal | |
US5359636A (en) | Register control circuit for initialization of registers | |
KR930010689B1 (en) | Clock signal converting circuit | |
US4331926A (en) | Programmable frequency divider | |
JPS58220531A (en) | Diagnosing circuit | |
US4741005A (en) | Counter circuit having flip-flops for synchronizing carry signals between stages | |
JP2556918Y2 (en) | Waveform control circuit of IC test equipment | |
JPS5811340U (en) | Arbitrary frequency generator | |
JPS60113532A (en) | Ad converter | |
JPH0332115Y2 (en) | ||
JPH0731628Y2 (en) | Pulse generator | |
JP2505621B2 (en) | Period / voltage conversion circuit | |
JP2543108B2 (en) | Synchronous pulse generator | |
JPS6128426Y2 (en) | ||
JPS5823438U (en) | High precision frequency generator | |
JPH05243975A (en) | Clock frequency divider circuit | |
JPH04186913A (en) | Edge detecting circuit | |
JPS5916418A (en) | Waveform shaping circuit | |
JPH0514142A (en) | Differentiation circuit | |
JPS61198914A (en) | Power-on reset circuit | |
JPS5979629A (en) | Monostable multivibrator circuit | |
JPH0789612B2 (en) | Phase comparison circuit | |
JPS586446U (en) | frequency generator | |
JPS59147545A (en) | Synchronizing signal generator |