JPS58174988U - Chiyotsupa control device - Google Patents

Chiyotsupa control device

Info

Publication number
JPS58174988U
JPS58174988U JP4064183U JP4064183U JPS58174988U JP S58174988 U JPS58174988 U JP S58174988U JP 4064183 U JP4064183 U JP 4064183U JP 4064183 U JP4064183 U JP 4064183U JP S58174988 U JPS58174988 U JP S58174988U
Authority
JP
Japan
Prior art keywords
control device
chiyotsupa
chopper
start signal
abstract
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4064183U
Other languages
Japanese (ja)
Inventor
寛 佐藤
木脇 久勝
磯部 栄介
Original Assignee
株式会社日立製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社日立製作所 filed Critical 株式会社日立製作所
Priority to JP4064183U priority Critical patent/JPS58174988U/en
Publication of JPS58174988U publication Critical patent/JPS58174988U/en
Pending legal-status Critical Current

Links

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来例のブロック構成図、第2図は本考案の一
実施例のブロック構成図、第3図は第2図の各部信号の
タイムチャート、第4図は本考案の他の実施例を示すブ
ロック構成図、第5図は第  □4図の各部信号のタイ
ムチャートである。 2・・・サイリスタチョッパ、3・・・mll動抵L 
4・・・制動電流、5・・・チョッパスタート信号、7
・・・発振器、17・・・オフ信号、18.23・・・
タイマ、2゜・・・移相信号、21.26・・・7′マ
ルス変換回路、27・・・オフ信号。
Fig. 1 is a block diagram of a conventional example, Fig. 2 is a block diagram of an embodiment of the present invention, Fig. 3 is a time chart of signals of each part in Fig. 2, and Fig. 4 is another embodiment of the present invention. A block configuration diagram showing an example, FIG. 5 is a time chart of signals of each part in FIG. 4. 2... Thyristor chopper, 3... ml dynamic resistance L
4... Braking current, 5... Chopper start signal, 7
...Oscillator, 17...Off signal, 18.23...
Timer, 2°...phase shift signal, 21.26...7' Mars conversion circuit, 27...off signal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] チョッパの通流率を制御するチョッパ制御装置において
、チョッパの動作を許可するスタート信号を入力信号と
してスタート信号がオフしたのちチョッパに複数のオフ
パルスを与えるようにしたことを特徴とするチョッパ制
御装置。
A chopper control device for controlling the conduction rate of a chopper, characterized in that a start signal for permitting operation of the chopper is used as an input signal, and after the start signal is turned off, a plurality of off pulses are given to the chopper.
JP4064183U 1983-03-23 1983-03-23 Chiyotsupa control device Pending JPS58174988U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4064183U JPS58174988U (en) 1983-03-23 1983-03-23 Chiyotsupa control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4064183U JPS58174988U (en) 1983-03-23 1983-03-23 Chiyotsupa control device

Publications (1)

Publication Number Publication Date
JPS58174988U true JPS58174988U (en) 1983-11-22

Family

ID=30051850

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4064183U Pending JPS58174988U (en) 1983-03-23 1983-03-23 Chiyotsupa control device

Country Status (1)

Country Link
JP (1) JPS58174988U (en)

Similar Documents

Publication Publication Date Title
JPS58174988U (en) Chiyotsupa control device
JPH029950U (en)
JPS59137641U (en) Drive pulse generation circuit
JPS594008U (en) Analog circuit control device
JPS5927632U (en) A/D converter
JPS5810130U (en) digital output circuit
JPS6093500U (en) motor drive device
JPS6135586U (en) Control circuit for static power converter
JPS5920707U (en) AC amplifier
JPS5859267U (en) Waveform monitoring device
JPS63153178U (en)
JPS61109265U (en)
JPS60649U (en) Multi-CPU system synchronization device
JPS60116527U (en) timer
JPS58171755U (en) Intermittent wiper switch with memory
JPS58141667U (en) antenna switching circuit
JPS6025281U (en) mixing circuit
JPS5866888U (en) inverter circuit
JPS61103969U (en)
JPS582897U (en) Time limit circuit for X-ray irradiation control
JPS6310677U (en)
JPS61163605U (en)
JPS5830441U (en) low frequency treatment device
JPS6053087U (en) alarm clock
JPS58156394U (en) Inverter gate control circuit