JPS58172250U - MSK modulation circuit - Google Patents
MSK modulation circuitInfo
- Publication number
- JPS58172250U JPS58172250U JP6819582U JP6819582U JPS58172250U JP S58172250 U JPS58172250 U JP S58172250U JP 6819582 U JP6819582 U JP 6819582U JP 6819582 U JP6819582 U JP 6819582U JP S58172250 U JPS58172250 U JP S58172250U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- frequency
- frequency divider
- modulation circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来から用いられている変調回路の一例を示す
回路図、第２図は第１図の回路のタイムチャート、第３
図はこの考案の一実施例を示す回路図、第４図は第３図
の回路のタイムチャート、第５図はこの考案の他の実施
例を示す回路図、第６図は第５図の回路のタイムチャー
トである。
−１・・・・・・可変分周回路、１０．１８・・・・・
・抵抗、１１・・・・・・演算増幅器、１５・・・・・
・サンプリング回路（フリップフロップ）、１６・・・
・・・２Ｎ分周回路、１７・・・・・・論理変換回路。
（０）
（ｂ）
（Ｃ）
（ｄ）
（ｅ）
（ｆ）
第５図Figure 1 is a circuit diagram showing an example of a conventionally used modulation circuit, Figure 2 is a time chart of the circuit in Figure 1, and Figure 3 is a circuit diagram showing an example of a conventional modulation circuit.
The figure is a circuit diagram showing one embodiment of this invention, Fig. 4 is a time chart of the circuit of Fig. 3, Fig. 5 is a circuit diagram showing another embodiment of this invention, and Fig. 6 is a circuit diagram of the circuit of Fig. 5. This is a time chart of the circuit. -1...Variable frequency divider circuit, 10.18...
・Resistor, 11... Operational amplifier, 15...
・Sampling circuit (flip-flop), 16...
...2N frequency divider circuit, 17...logic conversion circuit. (0) (b) (C) (d) (e) (f) Figure 5
Claims (1)
グ）変調回路において、外部から供給されるクロック信
号を所定の分周比で分周する可変分周回路と、その可変
分周回路の出力を２Ｎ（Ｎは正の整数）分周する２Ｎ分
周回路と、その２Ｎ分周回路の出力信号のうち（Ｎ−１
）段目の分周回路の出力信号によって外部から供給され
る入力データをサンプリングするサンプリング回路と、
前記２Ｎ分周回路の複数の出力信号をもとに階段波を作
成するための信号変換回路とから構成され、前記可変分
周器の分周比は前記サンプリング回路の出力信号に応じ
て制御されることを特徴とするＭＳＫ変調回路。[Claims for Utility Model Registration] MSK (minimum) having the relationship p fo = 7 (2 +, 1) (k is a positive integer greater than 1) between the carrier wave frequency fo and the bit rate frequency f. shift key in,
(G) In a modulation circuit, there is a variable frequency divider circuit that divides the clock signal supplied from the outside at a predetermined frequency division ratio, and a 2N frequency divider that divides the output of the variable frequency divider circuit by 2N (N is a positive integer). Of the output signals of the frequency circuit and its 2N frequency dividing circuit, (N-1
) a sampling circuit that samples input data supplied from the outside based on the output signal of the frequency divider circuit in the second stage;
and a signal conversion circuit for creating a staircase wave based on the plurality of output signals of the 2N frequency divider, and the frequency division ratio of the variable frequency divider is controlled according to the output signal of the sampling circuit. An MSK modulation circuit characterized by:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6819582U JPS58172250U (en) | 1982-05-11 | 1982-05-11 | MSK modulation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6819582U JPS58172250U (en) | 1982-05-11 | 1982-05-11 | MSK modulation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS58172250U true JPS58172250U (en) | 1983-11-17 |
Family
ID=30077982
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6819582U Pending JPS58172250U (en) | 1982-05-11 | 1982-05-11 | MSK modulation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58172250U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5176955A (en) * | 1974-09-18 | 1976-07-03 | Ibm |
-
1982
- 1982-05-11 JP JP6819582U patent/JPS58172250U/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5176955A (en) * | 1974-09-18 | 1976-07-03 | Ibm |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS63144465A (en) | Modulator-demodulator for data | |
| JPS58172250U (en) | MSK modulation circuit | |
| JPS60177519U (en) | programmable frequency divider | |
| JPH0548432A (en) | 1/3 frequency divider circuit | |
| JPS5840387B2 (en) | Digital FM modulator | |
| JP2532601B2 (en) | Frequency modulation circuit | |
| JP2763709B2 (en) | Bit to dibit conversion circuit | |
| SU1599995A1 (en) | Pulse-code modulated-to-delta-modulated signal converter | |
| JPS60167442U (en) | Digital-analog conversion circuit | |
| JPS58135154U (en) | MSK modulation circuit | |
| JPS6077129U (en) | analog signal regenerator | |
| JPS60227521A (en) | 2/3-frequency dividing circuit | |
| JPS5957035U (en) | phase comparator | |
| JPS59158186U (en) | digital image processing circuit | |
| JPS6119298U (en) | delay device | |
| JPS58538U (en) | Data speed conversion circuit | |
| JPS5925902U (en) | pattern generator | |
| JPS6095737U (en) | Clock frequency multiplier circuit | |
| JPS58109791U (en) | audio signal delay device | |
| JPS58133200U (en) | Signal pitch expansion device | |
| JPS5981914A (en) | Digital frequency doubling circuit for clock signal | |
| JPS5849285U (en) | timer clock circuit | |
| JPS58119240U (en) | triple multiplier circuit | |
| JPS59129249U (en) | Phase continuous FS modulation circuit | |
| JPS60103940U (en) | Frequency divider circuit |