JPS58170271A - Switchboard controlling system - Google Patents

Switchboard controlling system

Info

Publication number
JPS58170271A
JPS58170271A JP5296282A JP5296282A JPS58170271A JP S58170271 A JPS58170271 A JP S58170271A JP 5296282 A JP5296282 A JP 5296282A JP 5296282 A JP5296282 A JP 5296282A JP S58170271 A JPS58170271 A JP S58170271A
Authority
JP
Japan
Prior art keywords
switchboard
response
information
tctl
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5296282A
Other languages
Japanese (ja)
Inventor
Haruo Arai
荒井 春男
Seiji Tsufuku
津布久 清次
Atsuhisa Takahashi
淳久 高橋
Shuji Yoshimura
吉村 修二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5296282A priority Critical patent/JPS58170271A/en
Publication of JPS58170271A publication Critical patent/JPS58170271A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/22Arrangements for supervision, monitoring or testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)

Abstract

PURPOSE:To confirm the state of power supply in applying and the failure in generating of each switchboard, by providing a means discriminating the response from a switchboard for a response refuesting signal to the switchboard. CONSTITUTION:Call information of switchboards T1-Tn passes through a multiplexer/demultiplexer via subscriber circuits SLC for the switchboards and is connected to a network NW of the exchange side on a highway HW. Control lines (a), (b) are connected to a board interface circuit BDI in a switchboard controller TCTL, and a control signal is controlled with a control section MPU and a memory MEM. The device TCTL sets the content of memory representing the loading/unloading information of the boards and the state of power application initially. The response requesting signal is transmitted in order to the boards, and whether or not the response from the boards T1-Tn exists within a prescribed time for the response requesting signal, allowing to discriminate the state of power supply application and failure.

Description

【発明の詳細な説明】 α) 発明の技術分野 本発明は交換システムに停動、特に交換台制御装置と交
換台とOインIフェーX%’(おける、交換台01!装
151e賓羨O織別及び電源投入状況(Pv@r 0N
10FF)O識別を行なう交換台制御方式に関するもO
″e参る。
DETAILED DESCRIPTION OF THE INVENTION α) Technical field of the invention The present invention relates to a switchboard control device, a switchboard, and an O-in/I interface. Oribetsu and power-on status (Pv@r 0N
10FF) Regarding the switching board control method for O identification.
``e visit.

(2)従来技術と問題点 一般に交換台は、その交換台を収春する交換Vステムの
規模に応じて複数台設置畜れ、交換台制御装置を介して
交換機本体側に接続されている。
(2) Prior Art and Problems In general, a plurality of switchboards are installed depending on the scale of the exchange V-stem that uses the switchboard, and are connected to the switchboard main body via a switchboard control device.

第1図はその従来の交換台制御方式を説明す為概略構成
図である。図において、NWは交換ネットワーク、8U
lは加入者電話機、CCは中央制御装置、TTYはタイ
プライタ、TCTL li交換台制御装置、? 、−T
 nは交換台を示す。交換台制御装置TCTLは交換台
Tに対し、1対1あるいは1対複数で構成されるが、本
実施例では1対複数の例を示している。交換Vステムが
立上げられ稼動状態になシ、タイプライタ等から交換台
の寮鋏/未実鋏情報がコiンド入力されると、中央制御
装置CCは、該情報を交換台制御装置TCTLに送出す
る。交換台制御装置TCTLu、この送られてき九11
1!lil/米寮鋏情報に従い交換台の試験を行なう、
各交換台からは電源の投入状況(vh源のオン、オフ状
1t)#信号!11Ct〜C!1によシ交換台制御装置
TCTLへ送られ、表示レジスタR@Hに表示される。
FIG. 1 is a schematic configuration diagram for explaining the conventional switchboard control system. In the figure, NW is a switching network, 8U
l is subscriber telephone, CC is central controller, TTY is typewriter, TCTL li switchboard controller, ? , -T
n indicates a switchboard. The switchboard control device TCTL is configured one-to-one or one-to-multiple with respect to the switchboard T, but in this embodiment, an example of one-to-multiple is shown. When the replacement V-stem is started up and is in operation, when information on the dormitory scissors/mistaken scissors of the exchange board is input from a typewriter etc., the central controller CC transmits the information to the switchboard controller TCTL. Send to. Switchboard controller TCTLu, this sent 911
1! We will test the switchboard according to the lil/Yoneryo scissors information.
Each switchboard sends the power-on status (VH source on/off status 1t) # signal! 11Ct~C! 1 is sent to the switchboard controller TCTL and displayed on the display register R@H.

従って交換台制御装置TCTLは先の寮vt、/朱実装
情報が実装であシ、電源がオン(投入)となっ九交換台
に対し順次交換台番号ムを付与した応答要求信号を制御
線すへ送出し、各交換台から一定時間以内に応答信号が
制御!11iaによシ返らない場合、その応答信号のな
い交換台を障害と認識していた。尚、第1図中通話線は
省略されている。
Therefore, the switchboard control device TCTL realizes that the previous dormitory vt/red mounting information is not implemented, and the power is turned on (input) and sends a response request signal sequentially assigned the switchboard number m to the nine switchboards via the control line. The response signal is controlled within a certain amount of time from each switchboard! If the switch did not return to 11ia, the switchboard without the response signal was recognized as a failure. Note that the communication lines are omitted in FIG. 1.

上記制御方式であると、交換台がコマンドによシ実装さ
れたとしても物塩的(命物的)に実装されているか否か
識別する必要があ如その識別の丸めに制御線の他[11
m投入状況を示す信号線C1〜C1を必要とし、経済的
でないばか如でなく、交換台数が多ぐなると布線等の作
業も頻雑なものになっていた。
With the above control method, even if the switchboard is implemented by commands, it is necessary to identify whether it is implemented physically or not. 11
It requires signal lines C1 to C1 to indicate the status of M input, which is not only uneconomical but also requires frequent wiring work when a large number of units are replaced.

2     (、)□。1 ′パ 本発明の@的は、上記問題点を除去する九めに制御線に
よ〕番交換台の電源投入状況を判別し、且つ陣書を検出
可能とし九交換台制御方式の提供にある。
2 (,)□. 1. The purpose of the present invention is to provide a control system for the switchboard that eliminates the above problems by determining the power-on status of the switchboard using the control line and detecting the board. be.

(4)  発明の構成 上記目的を達成するために、本発明はn台(mは1以上
)の交換台と制御情報をやりとりする交換台制御装置に
おいて、前記交換台へ応答要求信号を送出するとともに
該応答要求信号に対する交換台からの応答を識別する手
段を備え、該応答が最初の応答であるとき前記交換台が
電源投入されたと認識し、以後の応答要求信号に対する
応答がないとき該当の交換台に障害が発生したと判定す
ることを特徴とする。
(4) Structure of the Invention In order to achieve the above object, the present invention provides a switchboard control device that exchanges control information with n switchboards (m is 1 or more), which sends a response request signal to the switchboard. and a means for identifying a response from the switchboard to the response request signal, which recognizes that the switchboard is powered on when the response is the first response, and recognizes that the switchboard is powered on when there is no response to the response request signal thereafter. It is characterized in that it is determined that a fault has occurred in the switchboard.

(5)発明の実施例 以下、本発明を実施例により詳細に説明する。(5) Examples of the invention Hereinafter, the present invention will be explained in detail with reference to Examples.

第2図は本発明の交換台制御方式を説明する概略構成図
である。図において第1図と同じ符号は同一対象物を示
している。尚、Sは通話線を示す。
FIG. 2 is a schematic diagram illustrating the switchboard control system of the present invention. In the figure, the same reference numerals as in FIG. 1 indicate the same objects. Note that S indicates a communication line.

本発明は、かかる構成のもと制御線a、kにより交換台
の電源投入状況と障害状況を識別可能としたものである
The present invention makes it possible to identify the power-on status of the switchboard and the failure status using the control lines a and k based on such a configuration.

第3図は、第2図の交換台と交換台制御装置との関係を
さらに詳細にした構成図である。
FIG. 3 is a block diagram showing the relationship between the switchboard and the switchboard control device shown in FIG. 2 in further detail.

図において、交換台TIの通話情報は台用加入者回路S
LCを介し、マルチプレクサ・デマルチプレクサを通り
ハイウェイHWに乗p交換機側のネットワーク(本例で
は時分割を示す)NWK接続される。
In the figure, the call information on the switchboard TI is the subscriber circuit S for the switchboard.
Via the LC, it passes through the multiplexer/demultiplexer, and then onto the highway HW, and is connected to the network (time division shown in this example) on the P exchange side NWK.

一方、制御線a、l+は交換台制御装置′rC′rL内
の台インタフェース回路BDIに入シ制御信号が制御部
MPUとメ屹りMIMによ如制御される。ハイウェイH
W上のインタフェース回路INは例えばインサータ及び
ドロッパー回路から成シ、所定のハイウェイ内のタイム
70ツト情報を回線インタフェース回路LNIを介して
取シ込゛み、又は送出して、交換機側の中央制御装置C
Cとの情報のヤシとりを行うためにある。
On the other hand, the control lines a and l+ are controlled by control signals input to the board interface circuit BDI in the switchboard controller 'rC'rL by the control unit MPU and the MIM. Highway H
The interface circuit IN on W is composed of, for example, an inserter and a dropper circuit, and receives or sends out time information within a predetermined highway via the line interface circuit LNI, and sends it to the central control unit on the exchange side. C
It exists to exchange information with C.

上記構成のもと、交換台制御装置TCTLはシステムの
立上げ時交換台T、−Tnの実装/未実装情報と電源投
入状況を示すメモリ内容を全て初期設する。その後裔交
換台T、 −Tnに対し順次応答要求信号を送出し、こ
の応答要求信号に對して交換台〒1から一定の時間内に
応答があるか否か識別して電源の投入及び障害状況を判
別する。
Based on the above configuration, the switchboard controller TCTL initializes all memory contents indicating installation/uninstallation information and power-on status of the switchboards T and -Tn when starting up the system. After that, response request signals are sequentially sent to the descendant switchboards T and -Tn, and it is determined whether or not there is a response from the switchboard 1 within a certain period of time based on the response request signal, and the power is turned on and the fault is detected. Determine the situation.

第4図社、この本発明の制御方式を説明するタイムチャ
ートである0図において、TI側は交換台を、TCTL
は交換台制御装置側を示し、上方から下方へ時間の経過
を示している。交換台制御装置TCTLが電源投入され
て一立上げ(IpL;イニシャルプログラムロード)ら
れると■の初期設定時(IPL時)交換台の実装/未実
装情報を全て実装状態とし、電源段人情41(交換台の
)をオフ状態とする。
In Figure 0, which is a time chart explaining the control method of the present invention, the TI side has a switching board connected to the TCTL.
indicates the switchboard control device side, and indicates the passage of time from the top to the bottom. When the switchboard control device TCTL is powered on and started up (IpL; initial program load), all the installation/uninstallation information of the switchboard is set to the installed state during the initial setting (during IPL) of ■, and the power stage 41 ( ) on the switchboard is turned off.

次に■で示す如く、各交換台TIへ応答要求信号を送出
し一走時間を間の返答を監視する。
Next, as shown by (3), a response request signal is sent to each exchange TI, and responses within one running time are monitored.

交換台Tlが壜だ電源投入ネれていない場合は、この応
答要求信号■に対し応答動作はない丸め無応答■である
。従って交換台制御装置TCTLは一定時間以内の応答
なし■を検出し、交換台は電源投入されていないとみな
す。
If the switch Tl has not been powered on yet, there is no response operation to this response request signal (■), which is a rounded no response (■). Therefore, the switchboard controller TCTL detects no response within a certain period of time and considers that the switchboard is not powered on.

交換台TIが電源投入■されて初めて応答要求信号■を
検知すると応答■を返送する。交換台制御装置TCTL
は応答要求信号送出■を行ない一定時間以内に応答■を
検出すると、内部処理に■でこの応答が初めての応答で
あるか否かをチェックする。即ち、現在の交換台Tlの
電源投入状況がオフ状態であれば、交換台T1からの応
答(第1回目の応答)をもってこの交換台TIに電源投
入されたと判断し、電源投入情報をオン状態とする。そ
れ以降の交換台制御装置TCTLと交換台〒1とのやり
とりで応答要求信号送出Oに対し、応答■を検出■する
と電源投入情報がオン状類1゜ で応答があるため交換台’r1は正常に動作しているこ
とを確認できる。
When the switchboard TI detects the response request signal ■ for the first time after being powered on ■, it returns a response ■. Switchboard control device TCTL
sends a response request signal (2), and when it detects a response (2) within a certain period of time, it checks whether this response is the first response in internal processing (3). That is, if the current power-on status of the switch Tl is in the OFF state, it is determined that the power is turned on to this switch TI upon the response from the switch T1 (the first response), and the power-on information is set to the ON state. shall be. In the subsequent exchanges between the switchboard control device TCTL and the switchboard 〒1, in response to the response request signal sent O, a response ■ is detected ■, and the power-on information is in the ON state of 1° and there is a response, so the switchboard 'r1 You can confirm that it is working properly.

一方、交換台TIにおいて障害が発生Oし交換台制御装
置TCTLの応答要求信号送出@に対し応答信号を送出
できない(無応答@)と、交換台制御装置TCTLは一
定時間を以内に応答がないことを検知[相]し、電源投
入情報がオン状態で応答ないため交換台TiK障害が発
生したことを知る・ IIE5図は、この制御方式の具体的処理構成を示シ、
41IVC第3111で示したメモリMEMと制御部と
の動作を説明している0図においてメモリMICM内情
報として交換台の実装未実装情報E、電源投入情報Pが
交換台対応(4=0〜φn)K格納されているO R1
、R2,R3゜R4はレジスタ、Cは一定時間計数しタ
イムアウトでレジスタR4の内容をレジスタ82に設定
するカウンタ、ムLUは演算回路、CMPは正常、異常
判別回路である。○印数字は第4図の処11に対i’シ
zいる。まず、交換台制御装置τCTLの初期立上げ時
は実装未実装情報Eは全て実装(例えばlll″設定等
)状態とし、電源投入情報Pは全てオフ状態(例えば”
01設定等)に設定される。交換台TIがまだ電源投入
されていなければ、応答要求に対し無応答であるので、
電源投入情報Eから読取如レジスタR,にセットされた
情報(オフ状a=”O”)トインタフェース回路BDI
(第3図参照)から貌取り情報が無検出でタイムアウト
時レジスタR4からレジスタR2に格納された情報(無
応答−601)とを演算回路ALUで演算した結果、変
化なしと判断される■。一方、応答■を検出した場合に
はレジスタR,にセットされた情報10″とレジスタR
2にセットされた情報111(応答)の演算結果は変7
化’(0→1)があるため、第1回目の応答■としてレ
ジスタR3の設定情報(電源投入オン状態−1”)を該
当領穢に格納する■。
On the other hand, if a failure occurs in the switchboard TI and the switchboard controller TCTL cannot send a response signal to the response request signal sent @ (no response @), the switchboard controller TCTL does not respond within a certain period of time. The system detects that a switch TiK failure has occurred because the power-on information is on and there is no response. Figure IIE5 shows the specific processing configuration of this control method.
41IVC No. 3111 In Figure 0, which explains the operation of the memory MEM and the control unit, the information in the memory MICM includes mounting/unmounting information E and power-on information P corresponding to the switching board (4=0 to φn). ) K stored O R1
, R2, R3.R4 is a register; C is a counter that counts for a certain period of time and sets the contents of register R4 in the register 82 upon timeout; LU is an arithmetic circuit; and CMP is a circuit for determining normality and abnormality. The number marked with ○ is located at 11 in Figure 4. First, at the time of initial startup of the switchboard controller τCTL, all the installed/uninstalled information E is in the installed state (for example, "ll" setting, etc.), and all the power-on information P is in the off state (for example, "
01 setting, etc.). If the switchboard TI is not powered on yet, it will not respond to response requests, so
Information set in read-ready register R from power-on information E (off state a = “O”) to interface circuit BDI
(See FIG. 3), when the face-taking information is not detected and the timeout occurs, the arithmetic circuit ALU calculates the information stored in the register R2 from the register R4 (no response -601), and as a result, it is determined that there is no change (2). On the other hand, when response ■ is detected, information 10'' set in register R, and register R
The calculation result of information 111 (response) set to 2 is changed to 7.
Since there is a change from 0 to 1, the setting information of register R3 (power-on state - 1") is stored in the corresponding area as the first response (2).

次に交換台の正常時は、応答要求信号送出[株]に対し
応答があり、電源投入オン状II ”1”で応答あり”
1”であるので正常[相]と判定される。異常発生の場
合は応答なし101によシ変化検出され異常Oと判定さ
れる。
Next, when the switchboard is normal, there is a response to the response request signal transmission [share], and there is a response with the power-on state II "1".
1", it is determined to be normal [phase]. If an abnormality occurs, a change is detected by the no response 101, and it is determined to be abnormal.

次表はこの判定論理を示す。The following table shows this decision logic.

表 尚、本実施例では電源投入のオン状態を”1”。table In this embodiment, the on state when the power is turned on is "1".

オフ状態を@θ″、応答あシをl”、応答なしを408
としたが、この設定値に限られるものではない。着た、
本発明では、実装未実装情報は交換台制御装置が立上っ
た時点で無条件に実装状態と扱者のコマンド投入等のわ
ずられしさを除き全て応答情報にょシ制御可能としてい
るが、実装情報を中央制御装置よシ受は取って設定し、
本発明の制御にさらに実装情報を加えて判断してもよい
Off state is @θ″, response is l”, no response is 408
However, it is not limited to this setting value. worn,
In the present invention, the mounted/unmounted information can be unconditionally controlled by response information except for the mounted state and the troublesome input of commands by the operator when the switchboard control device is started up. Receives and sets implementation information from the central controller,
The determination may be made by further adding implementation information to the control of the present invention.

(−発明の効果 以上説明したように、本発明によれば、交換台の実装未
実装を含めて、制御線による応答信号の検出あるいは一
定時間の無応答検出によ多電源投入状況及び障害発生状
況の確認が可能となり、従来の電源投入情報を別信号線
で供給することも不要となるため、その経済性、操作上
きわめて効果高い交換台制御を実現できる。
(-Effects of the Invention As explained above, according to the present invention, multiple power-on situations and failures occur by detecting a response signal via the control line or detecting no response for a certain period of time, including when a switching board is installed or uninstalled. This makes it possible to check the status and eliminates the need to supply power-on information via a separate signal line, which was the case in the past, making it possible to realize switchboard control that is extremely economical and operationally effective.

また、中火制御装置等による管理も容易となる。In addition, management using a medium heat control device or the like becomes easier.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の交換台制御方式を説明すゐ概説間する一
4構成図、第3図は本発明の方式を適用するシステムの
一実施例である詳細構成図、第4図は本発明の制御のタ
イムチャート、第5図は本発明の処理構成図である。 ′11゜ TCTL;交換台制御装置 嘗1”nj交換台a、b;
制御線 MPU;制御部 MEM ;メ毫り代理人 弁
理士 松岡宏四−j・P TCTL 秦 3 配 寮4目
Fig. 1 is a schematic block diagram explaining a conventional switchboard control system, Fig. 3 is a detailed block diagram of an embodiment of a system to which the system of the present invention is applied, and Fig. 4 is a block diagram of the system according to the present invention. FIG. 5 is a processing block diagram of the present invention. '11゜TCTL; Switchboard control device 嘗1''nj Switchboard a, b;
Control line MPU; Control unit MEM; Memari agent Patent attorney Koji Matsuoka-j・P TCTL Hata 3 Dormitory 4

Claims (1)

【特許請求の範囲】[Claims] 1台(烏は1以上)O交換台と制御情報を中すとシする
交換台制御装置において、前記交換台へ応答要求信号を
送出するとともに該応答要求信号に対する交換台からの
応答を識別する手段を備え、誼応答が最初の応答である
とき前記交換台が電源投入され九と認識し、以後O応答
要求信号に対する応答がないと會該当の交換台に陣書が
発生したと判定することを特徴とする交換台制御方式。
In a switchboard control device that exchanges control information with an O switchboard (one or more for crows), it sends a response request signal to the switchboard and identifies a response from the switchboard in response to the response request signal. means for recognizing that the switchboard has been powered on when a request response is the first response, and determining that a call has occurred in the switchboard corresponding to the meeting if there is no response to the O response request signal thereafter. A switchboard control system featuring:
JP5296282A 1982-03-31 1982-03-31 Switchboard controlling system Pending JPS58170271A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5296282A JPS58170271A (en) 1982-03-31 1982-03-31 Switchboard controlling system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5296282A JPS58170271A (en) 1982-03-31 1982-03-31 Switchboard controlling system

Publications (1)

Publication Number Publication Date
JPS58170271A true JPS58170271A (en) 1983-10-06

Family

ID=12929509

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5296282A Pending JPS58170271A (en) 1982-03-31 1982-03-31 Switchboard controlling system

Country Status (1)

Country Link
JP (1) JPS58170271A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60117857A (en) * 1983-11-29 1985-06-25 Fujitsu Ltd Power supply interruption notice system of switchboard

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55117368A (en) * 1979-03-02 1980-09-09 Toshiba Corp Automatic telephone exchange

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55117368A (en) * 1979-03-02 1980-09-09 Toshiba Corp Automatic telephone exchange

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60117857A (en) * 1983-11-29 1985-06-25 Fujitsu Ltd Power supply interruption notice system of switchboard
JPH0326586B2 (en) * 1983-11-29 1991-04-11 Fujitsu Ltd

Similar Documents

Publication Publication Date Title
JPS58170271A (en) Switchboard controlling system
US4146929A (en) Input/output security system for data processing equipment
GB1572892A (en) Data processing equipment
US5809221A (en) Apparatus and method for detecting and bypassing faulty switches in a digital matrix switch
JPH0332126Y2 (en)
US4118790A (en) Data processing equipment
KR100440588B1 (en) Status Recognition and Alarm Device of Serial Bus Type Supporting hierarchical Structure
GB1572893A (en) Data processing equipment
KR100249859B1 (en) A test equipment for intelligent network application protocol in intelligent peripheral of advanced intelligent network
KR100291099B1 (en) How to Report Redundancy Status of Device Control Board
KR100239062B1 (en) Method for reporting state of dual board
JPH0621950A (en) Fault judging system
KR880002502B1 (en) Electronic exchange device
JP3643991B2 (en) Information distribution apparatus having circuit interface and modem modulator / demodulator inspection circuit
JPH098843A (en) Data packet transmission device
JPH1019987A (en) Device interface function testing method and equipment
KR20010054074A (en) Method for testing primary subscriber interface circuit in a exchange system
JPS6359574B2 (en)
JPH01151866A (en) Electronic exchange
JPS63272149A (en) Alarm transferring system for remote telephone exchange
JPS63151155A (en) Fault detection system for space-division switch
JPH06121032A (en) Exchange message transfer method
JPH05227570A (en) Key control switching system
KR910005628A (en) Link path test method of digital exchange
KR19990053782A (en) Failure and State Management Method in Asynchronous Transfer Mode Switch