JPS58159170A - 並列処理方式 - Google Patents

並列処理方式

Info

Publication number
JPS58159170A
JPS58159170A JP4220582A JP4220582A JPS58159170A JP S58159170 A JPS58159170 A JP S58159170A JP 4220582 A JP4220582 A JP 4220582A JP 4220582 A JP4220582 A JP 4220582A JP S58159170 A JPS58159170 A JP S58159170A
Authority
JP
Japan
Prior art keywords
processor
memory
data
processors
parallel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4220582A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6259346B2 (enrdf_load_stackoverflow
Inventor
Hiroshi Hatsuda
發田　弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP4220582A priority Critical patent/JPS58159170A/ja
Publication of JPS58159170A publication Critical patent/JPS58159170A/ja
Publication of JPS6259346B2 publication Critical patent/JPS6259346B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP4220582A 1982-03-17 1982-03-17 並列処理方式 Granted JPS58159170A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4220582A JPS58159170A (ja) 1982-03-17 1982-03-17 並列処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4220582A JPS58159170A (ja) 1982-03-17 1982-03-17 並列処理方式

Publications (2)

Publication Number Publication Date
JPS58159170A true JPS58159170A (ja) 1983-09-21
JPS6259346B2 JPS6259346B2 (enrdf_load_stackoverflow) 1987-12-10

Family

ID=12629503

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4220582A Granted JPS58159170A (ja) 1982-03-17 1982-03-17 並列処理方式

Country Status (1)

Country Link
JP (1) JPS58159170A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6259346B2 (enrdf_load_stackoverflow) 1987-12-10

Similar Documents

Publication Publication Date Title
US5535406A (en) Virtual processor module including a reconfigurable programmable matrix
US6128720A (en) Distributed processing array with component processors performing customized interpretation of instructions
US4745544A (en) Master/slave sequencing processor with forced I/O
US4152764A (en) Floating-priority storage control for processors in a multi-processor system
JP4594666B2 (ja) 再構成可能な演算装置
US5056000A (en) Synchronized parallel processing with shared memory
US5664214A (en) Parallel processing computer containing a multiple instruction stream processing architecture
US4481580A (en) Distributed data transfer control for parallel processor architectures
US5210828A (en) Multiprocessing system with interprocessor communications facility
JPH0425586B2 (enrdf_load_stackoverflow)
US3447135A (en) Peripheral data exchange
JPS6218949B2 (enrdf_load_stackoverflow)
JPH0754502B2 (ja) 先読み優先調停システム及び方法
WO1987005418A1 (en) Data processing system intended for the execution of programs in the form of search trees, so-called or parallel execution
US20030126404A1 (en) Data processing system, array-type processor, data processor, and information storage medium
JPS58159170A (ja) 並列処理方式
JPS6259345B2 (enrdf_load_stackoverflow)
JPS6259347B2 (enrdf_load_stackoverflow)
EP0376003A2 (en) Multiprocessing system with interprocessor communications facility
JPS61136157A (ja) マルチ・マイクロプロセツサ・モジユ−ル
JPS6246026B2 (enrdf_load_stackoverflow)
EP3953815B1 (en) Computing device and computing system based on said device
JPS63198144A (ja) マルチポ−トメモリにおけるダイレクトメモリアクセス制御方式
JP2972557B2 (ja) データ転送制御装置および制御方法
KR0170197B1 (ko) 고속 병렬 컴퓨터에서 데스크의 병렬처리를 위한 가상 시스템