JPS58153483A - Key telephone device - Google Patents
Key telephone deviceInfo
- Publication number
- JPS58153483A JPS58153483A JP3617182A JP3617182A JPS58153483A JP S58153483 A JPS58153483 A JP S58153483A JP 3617182 A JP3617182 A JP 3617182A JP 3617182 A JP3617182 A JP 3617182A JP S58153483 A JPS58153483 A JP S58153483A
- Authority
- JP
- Japan
- Prior art keywords
- data
- information
- button
- key telephone
- terminal control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Dc Digital Transmission (AREA)
- Sub-Exchange Stations And Push- Button Telephones (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は端末制御装置及び主装置にマイクロプロセッサ
を内蔵したキーテレホン装置に胸する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a key telephone device having a built-in microprocessor in a terminal control device and a main device.
従来のキーテレホン装置で祉、第1図に示すように数十
個のボタン電話機2が1対の音声ケーブル3と1対のデ
ータ送受信用ケーブル4で主装置1に接続され、主装置
1は周期的に各ボタン電話機2とデータ交換を行なって
いる。その際のデータは第2図に示すような櫛目状の直
列データである。この直列データは櫛目状の凹凸の配列
パターンにより、ランプ情報やボタン情報を示すもので
ある。この直列データはボタン電話機2と主装置1との
間の伝達する情報量が多いとデータ長Wが長くなシ、主
装置1及びボタン電話機2がこの直列データを入力又は
出力するのに時間がかかる。In a conventional key telephone device, as shown in FIG. Data is periodically exchanged with each button telephone 2. The data at this time is comb-like serial data as shown in FIG. This serial data indicates lamp information and button information using a comb-like uneven arrangement pattern. If the amount of information transmitted between the key telephone 2 and the main device 1 is large, the data length W of this serial data will be long, and it will take time for the main device 1 and the key telephone 2 to input or output this serial data. It takes.
ボタン電話機2の数が少ないときは間mtiないが、ボ
タン電話M&2の数が数十台にも達すると主装置1が全
ボタン電話機2とのデータ交換を完了させるのに非常に
多くの時間を要し、結果的には、ボタン電話機21台当
夛のデータ交換の周期が長くなシ、ボタン電話4&2の
ボタンを押しても主装置1がこの情報をすぐには認識で
きず、処理が遅くなるといった欠点があった。When the number of button telephones 2 is small, there is no time mti, but when the number of button telephones M&2 reaches several dozen, it takes a very long time for the main device 1 to complete data exchange with all the button telephones 2. In short, as a result, the cycle of data exchange between the 21 key telephones is long, and even if the buttons of key telephones 4 & 2 are pressed, the main device 1 cannot immediately recognize this information, resulting in slow processing. There were some drawbacks.
本発明の目的は、上記の欠点を除去すること、すなわち
すべてのボタン電話機を数台毎に分割し、それぞれを数
個の端末制御装置が制御する構成にすることにより、こ
のボタン電話機とこの端末制御装置との間の直列データ
の伝送周期を短縮し、かつ各端末制御装置とこの主装置
は、互いに送出すべきボタン情報やランプ情報等の直列
データを並列データに変換して格納する共通メモリ(ロ
)路を設けることによシ、多量の情報をこの共通メモリ
回路を介して高速に伝送できるようにするキーテレホン
装置を提供することにある。An object of the present invention is to eliminate the above-mentioned drawbacks, that is, to divide all the key telephones into several units, each of which is controlled by several terminal control devices, so that the key telephones and this terminal A common memory is used to shorten the transmission cycle of serial data with the control device, and each terminal control device and this main device convert serial data such as button information and lamp information that should be sent to each other into parallel data and store it. (b) It is an object of the present invention to provide a key telephone device that allows a large amount of information to be transmitted at high speed through this common memory circuit by providing a common memory circuit.
上記の目的を達成する本発明の特徴は、それぞれ音声ケ
ーブル及びデータ送受信用ケーブルを介して接続される
複数のボタン電話機を制御する複数の端末制御装置と、
これら端末制御装置を制御する中央処理装置とを含むキ
ーテレホン装置において、前記主装置が入力すべき各ボ
タン電話機からのボタン情報等の直列データを各端末制
御装置が並列に変換して格納し、かつ各端末制御装置が
入力すべき各ボタン電話機へのランプ情報等の直列デー
タを前記主装置が並列データに変換して格納する共通メ
モリ回路を設け、多量の情報を高速で伝送することにあ
る。The features of the present invention that achieve the above object include a plurality of terminal control devices that control a plurality of button telephones connected via voice cables and data transmission/reception cables, respectively;
In a key telephone device including a central processing unit that controls these terminal control devices, each terminal control device converts and stores serial data such as button information from each button telephone to be inputted by the main device in parallel, In addition, a common memory circuit is provided in which the main device converts serial data such as lamp information to each button telephone to be inputted by each terminal control device into parallel data and stores the same, thereby transmitting a large amount of information at high speed. .
次に本発明の実施例について図面を参照して説明する。Next, embodiments of the present invention will be described with reference to the drawings.
第3図を参照すると、本発明の実施例は、音声ケーブル
3及びデータ送受信用ケーブル4で、端末制御装置Ik
16に数台のボタン電話機2が接続されている。複数の
端末制御装置6及び主装置1は共通メモリ回路7に並列
データ伝送路8を介して接続されている。共通メモリ回
路7はマイクロコンビーータ岬に使用される多容量の並
列データの装置6はそれぞれ数台のボタン電話機2が接
続されておシ、ボタン電話機2から送出されたボタン情
報やフックスインチ情報が直列データとして端末制御装
置6にデータ送受信用ケーブル4を介して送出される。Referring to FIG. 3, in the embodiment of the present invention, an audio cable 3 and a data transmission/reception cable 4 are connected to a terminal control device Ik.
Several key telephones 2 are connected to 16. A plurality of terminal control devices 6 and the main device 1 are connected to a common memory circuit 7 via a parallel data transmission path 8. The common memory circuit 7 is a large-capacity parallel data device 6 used in the microcombinator cape, each of which is connected to several button telephones 2, and stores button information and hook inch information sent from the button telephones 2. is sent as serial data to the terminal control device 6 via the data transmission/reception cable 4.
端末制御装置6は各ボタン電話機2からのデータをすべ
て並列データに変換して並列データ伝送路8を介して共
通メモリ回路7に格納する。全端末制御装置6がデータ
を格納完了し走時点で、主装置1鉱並列データ伝送路8
を介して共通メモリ回路7に格納されたボタン情報等を
読み出し、その情報を分析処理した後、生じたランプ情
報等を並列データ伝送路8を介して共通メモリ回路7に
格納する。共通メモリ回路7に格納された各ボタン電話
機2のランプ情報は、各端末制御装置6が直列データに
変換して、各ボタン電話機2にデータ送受信用ケーブル
4を介して伝送される。各ボタン電話機2は送出された
データをもとにランプを点滅させる。The terminal control device 6 converts all the data from each button telephone 2 into parallel data and stores it in the common memory circuit 7 via the parallel data transmission line 8. When all terminal control devices 6 complete data storage and start, the main device 1 parallel data transmission path 8
After reading the button information etc. stored in the common memory circuit 7 via the parallel data transmission line 8 and analyzing the information, the generated lamp information etc. are stored in the common memory circuit 7 via the parallel data transmission path 8. The lamp information of each button telephone 2 stored in the common memory circuit 7 is converted into serial data by each terminal control device 6 and transmitted to each button telephone 2 via the data transmission/reception cable 4. Each button telephone 2 flashes a lamp based on the sent data.
本発明は以上説明したように、全ボタン電話機を複数の
端末制御装置に分割して制御させ、各端末制御装置と主
装置とが共通に読み出し・書き込み可能な共通メモリ回
路を設けることによシ、多容量の情報を高速で伝送でき
、しかも共通メモリ回路内O任意のボタン電話機の情報
をランダムに読み出し・書き込みすることを可能にする
効果がある。As explained above, the present invention has a system in which an all-button telephone is divided and controlled by a plurality of terminal control devices, and a common memory circuit that can be read and written to by each terminal control device and the main device is provided. This has the advantage of being able to transmit a large amount of information at high speed, and also making it possible to randomly read and write information from any button telephone in the common memory circuit.
第1図は従来のキーテレホンにおけるボタン電話機と主
装置との間のデータ伝送方式を示す図、第2図はボタン
電話機と主装置との間の直列データを示す図、第3図は
本発明の実施例を示すブロック図である。
1・・・・・・主装置、2・・・・・・ボタン電話機、
3・・・・・・音声ケーブル、4・・・・データ送受信
用ケーブル、5・・・・・・直列データ、6・・・・・
端末制御装置、7・・・・・・共通メモリ回路、8・・
・・・・並列データ伝送路。
W
第2 図
泗3 図FIG. 1 is a diagram showing a data transmission system between a key telephone and the main device in a conventional key telephone, FIG. 2 is a diagram showing serial data between the key telephone and the main device, and FIG. 3 is a diagram showing the present invention. It is a block diagram showing an example of. 1... Main device, 2... Key telephone,
3...Audio cable, 4...Data transmission/reception cable, 5...Serial data, 6...
Terminal control device, 7... Common memory circuit, 8...
...Parallel data transmission path. W 2nd diagram 3rd diagram
Claims (1)
して接続される複数のボタン電話機を制御する複数の端
末制御装置と、これら端末制御装置を制御する中央処理
装置とを含むキーテレホン装置において、前記主装置が
入力すべき各ボタン電話機からのボタン情報等の直列デ
ータを各端末制御装置が並列データに変換して格納し、
かつ各端末制御装置が入力すべき各ボタン電話機へのラ
ンプ情報等の直列データを前記主装置が並列データに変
換して格納する共通メモリ回路?!−具備したことt%
徽とするキーテレホン装置。A key telephone device including a plurality of terminal control devices that control a plurality of key telephones connected via voice cables and data transmission/reception cables, and a central processing unit that controls these terminal control devices, wherein the main device is Each terminal control device converts serial data such as button information from each button telephone to be input into parallel data and stores it.
And a common memory circuit in which the main device converts serial data such as lamp information to each button telephone, which should be input by each terminal control device, into parallel data and stores it? ! - What you have t%
Key telephone equipment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3617182A JPS58153483A (en) | 1982-03-08 | 1982-03-08 | Key telephone device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3617182A JPS58153483A (en) | 1982-03-08 | 1982-03-08 | Key telephone device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58153483A true JPS58153483A (en) | 1983-09-12 |
JPH043159B2 JPH043159B2 (en) | 1992-01-22 |
Family
ID=12462299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3617182A Granted JPS58153483A (en) | 1982-03-08 | 1982-03-08 | Key telephone device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58153483A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61199399A (en) * | 1985-02-28 | 1986-09-03 | Tamura Electric Works Ltd | Data-processing-control system for key telephone equipment |
-
1982
- 1982-03-08 JP JP3617182A patent/JPS58153483A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61199399A (en) * | 1985-02-28 | 1986-09-03 | Tamura Electric Works Ltd | Data-processing-control system for key telephone equipment |
Also Published As
Publication number | Publication date |
---|---|
JPH043159B2 (en) | 1992-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4017841A (en) | Bus allocation control apparatus | |
EP0360527A3 (en) | Parallel computer system using a simd method | |
JPS6477249A (en) | Hybrid type time-sharing multiple switching apparatus | |
JPS58153483A (en) | Key telephone device | |
JPS5392613A (en) | Data transmission system | |
JPS61100046A (en) | Loop transmission method | |
JPS6094525A (en) | Time division pulse pattern generator | |
JPH02260845A (en) | Atm cell multiplexer | |
JPS56126353A (en) | Telegram buffer sharing control system for same-letter address communication system | |
JPS56105521A (en) | Mutual exclusive request selecting device | |
JPS59106803U (en) | tablet packaging machine | |
JPS5715549A (en) | Device control system | |
JPS60101663A (en) | Interface controlling device | |
SU734688A1 (en) | Device for priority servicing of messages | |
JPS58188990A (en) | Control system of key telephone system | |
SU482751A1 (en) | A device for combinational tasks | |
JPS6442758A (en) | Input and output control system | |
JPS58142651A (en) | Multiplex information transmitter | |
JPS575141A (en) | Bus control system | |
JP2570883B2 (en) | Time division multiplex signal line test method | |
SU618861A1 (en) | Adaptive switching apparatus | |
JPS61262335A (en) | Control circuit of plural serial communication equipments | |
JPS5622157A (en) | Process system multiplexing system | |
JPS6491235A (en) | Control system for counter circuit | |
JPS621396A (en) | Key telephone equipment |