JPS581364A - パルス出力回路 - Google Patents
パルス出力回路Info
- Publication number
- JPS581364A JPS581364A JP56098366A JP9836681A JPS581364A JP S581364 A JPS581364 A JP S581364A JP 56098366 A JP56098366 A JP 56098366A JP 9836681 A JP9836681 A JP 9836681A JP S581364 A JPS581364 A JP S581364A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- transistor
- signal
- input
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/20—Repeater circuits; Relay circuits
- H04L25/22—Repeaters for converting two wires to four wires; Repeaters for converting single current to double current
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56098366A JPS581364A (ja) | 1981-06-26 | 1981-06-26 | パルス出力回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56098366A JPS581364A (ja) | 1981-06-26 | 1981-06-26 | パルス出力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS581364A true JPS581364A (ja) | 1983-01-06 |
JPH021412B2 JPH021412B2 (enrdf_load_stackoverflow) | 1990-01-11 |
Family
ID=14217875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56098366A Granted JPS581364A (ja) | 1981-06-26 | 1981-06-26 | パルス出力回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS581364A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60253342A (ja) * | 1984-05-30 | 1985-12-14 | Nippon Telegr & Teleph Corp <Ntt> | デ−タ伝送用送受信回路 |
JPS60253343A (ja) * | 1984-05-30 | 1985-12-14 | Nippon Telegr & Teleph Corp <Ntt> | デ−タ伝送用送受信回路 |
JPH02179055A (ja) * | 1988-12-28 | 1990-07-12 | Nec Corp | バイポーラ信号モニタ回路 |
-
1981
- 1981-06-26 JP JP56098366A patent/JPS581364A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60253342A (ja) * | 1984-05-30 | 1985-12-14 | Nippon Telegr & Teleph Corp <Ntt> | デ−タ伝送用送受信回路 |
JPS60253343A (ja) * | 1984-05-30 | 1985-12-14 | Nippon Telegr & Teleph Corp <Ntt> | デ−タ伝送用送受信回路 |
JPH02179055A (ja) * | 1988-12-28 | 1990-07-12 | Nec Corp | バイポーラ信号モニタ回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH021412B2 (enrdf_load_stackoverflow) | 1990-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5267269A (en) | System and method employing predetermined waveforms for transmit equalization | |
US5160929A (en) | System for parallel communication of binary data via trinary transmission lines | |
US5872813A (en) | Dual differential and binary data receiver arrangement | |
JP3139754B2 (ja) | 連続データ伝送のための交流パルス反転符号化および復号化方式 | |
US4584719A (en) | Fiber optic workstation datalink interface | |
CA1123957A (en) | Apparatus and method for generating a high-accuracy 7-level correlative signal | |
US4561118A (en) | Bus system with optical waveguides having collision detection | |
JPS581364A (ja) | パルス出力回路 | |
US4083010A (en) | Receiving means for use in a digital data communication system | |
US4503472A (en) | Bipolar time modulated encoder/decoder system | |
US4922249A (en) | Binary-to-bipolar converter | |
US4346367A (en) | Circuit for converting binary digital signals into pseudoternary A.C. pulses | |
US4928289A (en) | Apparatus and method for binary data transmission | |
US6310569B1 (en) | Skewless differential switching scheme for current-mode digital-to-analog converters | |
US4231023A (en) | Binary to ternary converter | |
JPH02112321A (ja) | 符号変換方式 | |
CA1215782A (en) | Code generator | |
EP1134894A2 (en) | Improvements in or relating to digital-to-analog converters | |
CN119071118B (zh) | 一种改善高速通信信号质量的电路 | |
JPS6334658B2 (enrdf_load_stackoverflow) | ||
EP0313823B1 (en) | Circuit for reconstructing a clock signal | |
SU1088150A1 (ru) | Устройство дл передачи и приема цифровой информации | |
JPS62112449A (ja) | 信号伝送器 | |
SU1552392A1 (ru) | Устройство циклового фазировани дл волоконно-оптических систем передачи информации | |
JPS62220030A (ja) | 信号変換装置 |