JPS58111452A - 符号変換回路 - Google Patents
符号変換回路Info
- Publication number
- JPS58111452A JPS58111452A JP56209103A JP20910381A JPS58111452A JP S58111452 A JPS58111452 A JP S58111452A JP 56209103 A JP56209103 A JP 56209103A JP 20910381 A JP20910381 A JP 20910381A JP S58111452 A JPS58111452 A JP S58111452A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- complementary code
- code
- section
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56209103A JPS58111452A (ja) | 1981-12-25 | 1981-12-25 | 符号変換回路 |
CA000401079A CA1186763A (en) | 1981-04-20 | 1982-04-15 | Consecutive identical digit suppression system in a digital communication system |
GB8211095A GB2098432B (en) | 1981-04-20 | 1982-04-16 | Consecutive identical digit suppression system |
DE3214150A DE3214150C2 (de) | 1981-04-20 | 1982-04-17 | Schaltungsanordnung zum Begrenzen der Anzahl gleicher aufeinanderfolgender Bits in einer Folge von Bits bei einer digitalen Übertragungseinrichtung |
US06/369,838 US4502143A (en) | 1981-04-20 | 1982-04-19 | Consecutive identical digit suppression system in a digital communication system |
FR8206678A FR2504327A1 (fr) | 1981-04-20 | 1982-04-19 | Systeme de suppression de chiffres identiques consecutifs d'un systeme de transmission numerique |
NLAANVRAGE8201608,A NL185969C (nl) | 1981-04-20 | 1982-04-19 | Bit-invoegsysteem voor het vermijden van een teveel aan opeenvolgende identieke bits. |
IT8267523A IT1212659B (it) | 1981-04-20 | 1982-04-20 | Sistema per la soppressione di digit identici consecutivi in un sistema di comunicazione digitale |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56209103A JPS58111452A (ja) | 1981-12-25 | 1981-12-25 | 符号変換回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58111452A true JPS58111452A (ja) | 1983-07-02 |
JPS6338899B2 JPS6338899B2 (enrdf_load_stackoverflow) | 1988-08-02 |
Family
ID=16567332
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56209103A Granted JPS58111452A (ja) | 1981-04-20 | 1981-12-25 | 符号変換回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58111452A (enrdf_load_stackoverflow) |
-
1981
- 1981-12-25 JP JP56209103A patent/JPS58111452A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6338899B2 (enrdf_load_stackoverflow) | 1988-08-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4841551A (en) | High speed data-clock synchronization processor | |
CA1289249C (en) | Parallel transmission system | |
EP0679307B1 (en) | Delay line separator for data bus | |
US3754237A (en) | Communication system using binary to multi-level and multi-level to binary coded pulse conversion | |
US5696800A (en) | Dual tracking differential manchester decoder and clock recovery circuit | |
US5163092A (en) | Parallel scrambler used in sonet data transmission | |
US8446978B2 (en) | Communication system | |
GB1511546A (en) | Reducing the length of digital words | |
US5185799A (en) | Parallel scrambler used in SONET data transmission | |
US4807290A (en) | Self-synchronizing scrambler | |
US6977973B1 (en) | System and method for decoding manchester data | |
US4538286A (en) | Data rate conversion and supervisory bit insertion in a data system | |
US4530095A (en) | Comparison of digital bit streams using modified parity | |
US4771400A (en) | Bit density controller | |
EP0200269A2 (en) | Method and apparatus for deriving frame interval signals | |
JPS58111452A (ja) | 符号変換回路 | |
US5636248A (en) | Method and system for regenerating amplitude and timing characteristics of an analog signal | |
US5430733A (en) | Digital transmission system for multiplexing and demultiplexing signals | |
US4498167A (en) | TDM Communication system | |
WO1984002432A1 (en) | Ternary encoding and decoding of digital data | |
EP0450148A2 (en) | Decoding circuit for inhibiting error propagation | |
EP0800292B1 (en) | Time division multiplexing of digital video signals | |
JPS58114542A (ja) | 符号変換回路 | |
JPS6338901B2 (enrdf_load_stackoverflow) | ||
US4771421A (en) | Apparatus for receiving high-speed data in packet form |