JPS5789329A - Counting circuit - Google Patents

Counting circuit

Info

Publication number
JPS5789329A
JPS5789329A JP16472880A JP16472880A JPS5789329A JP S5789329 A JPS5789329 A JP S5789329A JP 16472880 A JP16472880 A JP 16472880A JP 16472880 A JP16472880 A JP 16472880A JP S5789329 A JPS5789329 A JP S5789329A
Authority
JP
Japan
Prior art keywords
count
events
event
generated
basis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16472880A
Other languages
Japanese (ja)
Inventor
Toshio Mazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP16472880A priority Critical patent/JPS5789329A/en
Publication of JPS5789329A publication Critical patent/JPS5789329A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K21/00Details of pulse counters or frequency dividers
    • H03K21/02Input circuits

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To count two events efficiently, by detecting and counting two events, which are generated asynchronously, indepdendently of each other. CONSTITUTION:The up-count event and the down-count event which are generated asynchronously are detected independently of each other on the basis of the clock signal from a synchronizing clock generating circuit 3 by the first- stage latch 1U for up-count or the first-stage latch 1D for down-count. Respective events are strobed on the basis of the synchronizing clock signal after a prescribed time after latched in the first-stage latches 1U and 1D and are counted by an up/down counter 4 each time an event is generated, and a count value N at each time point is outputted to n-number output lines 41 expressing the count value. Only when respective events are sampled, the up-count, the down-count, and latches for them are cleared.
JP16472880A 1980-11-25 1980-11-25 Counting circuit Pending JPS5789329A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16472880A JPS5789329A (en) 1980-11-25 1980-11-25 Counting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16472880A JPS5789329A (en) 1980-11-25 1980-11-25 Counting circuit

Publications (1)

Publication Number Publication Date
JPS5789329A true JPS5789329A (en) 1982-06-03

Family

ID=15798765

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16472880A Pending JPS5789329A (en) 1980-11-25 1980-11-25 Counting circuit

Country Status (1)

Country Link
JP (1) JPS5789329A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4509183A (en) * 1982-09-16 1985-04-02 Helene R. Wright Bidirectional transition counter with threshold output
JPS62101125A (en) * 1985-10-28 1987-05-11 Koyo Denshi Kogyo Kk Input circuit for addition/subtraction counter
JPS62207024A (en) * 1986-03-07 1987-09-11 Koyo Denshi Kogyo Kk Input circuit for addition and subtraction counter

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4509183A (en) * 1982-09-16 1985-04-02 Helene R. Wright Bidirectional transition counter with threshold output
JPS62101125A (en) * 1985-10-28 1987-05-11 Koyo Denshi Kogyo Kk Input circuit for addition/subtraction counter
JPS62207024A (en) * 1986-03-07 1987-09-11 Koyo Denshi Kogyo Kk Input circuit for addition and subtraction counter

Similar Documents

Publication Publication Date Title
JPS57173230A (en) Phase synchronizing circuit
JPS5746553A (en) Code synchronizing device
JPS53149076A (en) Digital frequency detecting circuit
JPS5789329A (en) Counting circuit
JPS5342770A (en) Alarm electronic watch
JPS54161819A (en) Digital picture tracking device
JPS57199359A (en) Serial data processing device
JPS56138330A (en) Noise rejector for constant input judgement
JPS5513585A (en) Frame synchronizing circuit
JPS5754432A (en) Count data input circuit
JPS5787232A (en) Input signal reading circuit
JPS56114441A (en) Counting circuit
JPS5665316A (en) Processor for digital signal
JPS6419826A (en) Digital pll circuit
JPS5744209A (en) Signal separating circuit
JPS5773532A (en) Count value storage device
JPS5472647A (en) Synchronous processing system for multiple logical device
JPS5724884A (en) Multitimer
JPS5714716A (en) Position detector
JPS5739379A (en) Pulse width measuring device
JPS5657132A (en) Data input device
JPS56147574A (en) Ghost elimination device
JPS5285454A (en) Key input circuit
JPS5321511A (en) Digital signal processing system
JPS6439831A (en) Analog/digital converter