JPS5789144A - Program computer - Google Patents

Program computer

Info

Publication number
JPS5789144A
JPS5789144A JP16533580A JP16533580A JPS5789144A JP S5789144 A JPS5789144 A JP S5789144A JP 16533580 A JP16533580 A JP 16533580A JP 16533580 A JP16533580 A JP 16533580A JP S5789144 A JPS5789144 A JP S5789144A
Authority
JP
Japan
Prior art keywords
program
rom
ram2
cpu1
rom3
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16533580A
Other languages
Japanese (ja)
Inventor
Takayuki Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP16533580A priority Critical patent/JPS5789144A/en
Publication of JPS5789144A publication Critical patent/JPS5789144A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/445—Program loading or initiating

Abstract

PURPOSE:To make a large-capacity program, by copying into the main memory only necessary parts out of the program for data processing at the time of execution, and by executing data processing in accordance with the copy. CONSTITUTION:A CPU1 is connected to an RAM2, an ROM3, and an ROM'4, respectively, through an address line. If designation is given to the CPU1 from a keyboard 6 the CPU1 loads the main memory RAM2 with a program to be used for processing this designation from the ROM3 or ROM'4. At this time, the program is copied by alternately selecting two address spaces, because the ROM 3, ROM'4 and RAM2 exist in different address spaces. When loading of the program completes, the CPU1 selects one address space in which the RAM2 exists and execute the loaded program.
JP16533580A 1980-11-26 1980-11-26 Program computer Pending JPS5789144A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16533580A JPS5789144A (en) 1980-11-26 1980-11-26 Program computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16533580A JPS5789144A (en) 1980-11-26 1980-11-26 Program computer

Publications (1)

Publication Number Publication Date
JPS5789144A true JPS5789144A (en) 1982-06-03

Family

ID=15810372

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16533580A Pending JPS5789144A (en) 1980-11-26 1980-11-26 Program computer

Country Status (1)

Country Link
JP (1) JPS5789144A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51135437A (en) * 1975-05-20 1976-11-24 Fujitsu Ltd Program starting system
JPS545343A (en) * 1977-06-15 1979-01-16 Toshiba Corp Micro program processing system
JPS5562582A (en) * 1978-10-31 1980-05-12 Fujitsu Ltd Data processing system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51135437A (en) * 1975-05-20 1976-11-24 Fujitsu Ltd Program starting system
JPS545343A (en) * 1977-06-15 1979-01-16 Toshiba Corp Micro program processing system
JPS5562582A (en) * 1978-10-31 1980-05-12 Fujitsu Ltd Data processing system

Similar Documents

Publication Publication Date Title
ES8202968A1 (en) Address control means in a data processing system.
NO155830B (en) COMPUTING SYSTEM.
JPH0769795B2 (en) Computer
US4460970A (en) Digital data processing system using unique techniques for handling the leading digits and the signs of operands in arithmetic operations
JPS5789144A (en) Program computer
JPS54117640A (en) Memory address designation system
JPS56124952A (en) Information processing equipment
JPS623336A (en) Conditional branch system
JPS5764860A (en) Parallel processing system
JPS5619577A (en) Pickup and processing system of objective of renewal in virtual memory system
JPS5534774A (en) Information processing unit
US4493023A (en) Digital data processing system having unique addressing means and means for identifying and accessing operands
JPS5617447A (en) Instruction-mode selection system
US4661903A (en) Digital data processing system incorporating apparatus for resolving names
JPS5640935A (en) Initial set processing system for multiprocessor system
JPS60160443A (en) Data processor
JPS5621214A (en) Loading system of program
JPS55115159A (en) Information processing unit
JPS5617402A (en) Programmable sequence controller
JPS55154634A (en) Function selecting method for software processing
JPS54138348A (en) Processing method for interruption
KR900015005A (en) Ring Reduction Logic Mechanism
JPS54159835A (en) Multiple transfer instructing system
JPS5629756A (en) On-line test method of central processor
JPS5696336A (en) Processing system for multilayer level microprogram