JPS5755478A - Skewed matrix address generator - Google Patents

Skewed matrix address generator

Info

Publication number
JPS5755478A
JPS5755478A JP56119452A JP11945281A JPS5755478A JP S5755478 A JPS5755478 A JP S5755478A JP 56119452 A JP56119452 A JP 56119452A JP 11945281 A JP11945281 A JP 11945281A JP S5755478 A JPS5755478 A JP S5755478A
Authority
JP
Japan
Prior art keywords
address generator
matrix address
skewed matrix
skewed
generator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56119452A
Other languages
English (en)
Other versions
JPS6126712B2 (ja
Inventor
Emu Kotsuji Piitaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS5755478A publication Critical patent/JPS5755478A/ja
Publication of JPS6126712B2 publication Critical patent/JPS6126712B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing
    • G06F9/3552—Indexed addressing using wraparound, e.g. modulo or circular addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
JP56119452A 1980-09-15 1981-07-31 Skewed matrix address generator Granted JPS5755478A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/187,256 US4370732A (en) 1980-09-15 1980-09-15 Skewed matrix address generator

Publications (2)

Publication Number Publication Date
JPS5755478A true JPS5755478A (en) 1982-04-02
JPS6126712B2 JPS6126712B2 (ja) 1986-06-21

Family

ID=22688232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56119452A Granted JPS5755478A (en) 1980-09-15 1981-07-31 Skewed matrix address generator

Country Status (4)

Country Link
US (1) US4370732A (ja)
EP (1) EP0047842B1 (ja)
JP (1) JPS5755478A (ja)
DE (1) DE3175413D1 (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63153636A (ja) * 1986-08-29 1988-06-27 Hitachi Ltd 情報処理装置
JP2011002908A (ja) * 2009-06-16 2011-01-06 Fujitsu Semiconductor Ltd プロセッサ及び情報処理システム
JP2012009055A (ja) * 1999-07-26 2012-01-12 Intel Corp ２次元マトリクス処理のためのレジスタ
JP2012503248A (ja) * 2008-09-18 2012-02-02 ザイリンクス インコーポレイテッド アドレス発生
JPWO2013054468A1 (ja) * 2011-10-14 2015-03-30 パナソニックＩｐマネジメント株式会社 転置演算装置とその集積回路、および転置処理方法

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5971105A (ja) * 1982-10-15 1984-04-21 Victor Co Of Japan Ltd アドレス信号発生回路
US4799149A (en) * 1983-03-30 1989-01-17 Siemens Aktiengesellschaft Hybrid associative memory composed of a non-associative basic storage and an associative surface, as well as method for searching and sorting data stored in such a hybrid associative memory
DE3311665A1 (de) * 1983-03-30 1984-10-11 Siemens AG, 1000 Berlin und 8000 München Hybrid-assoziativspeicher, bestehend aus einem nicht assoziativen basisspeicher und einer assoziativen oberflaeche
US4559611A (en) * 1983-06-30 1985-12-17 International Business Machines Corporation Mapping and memory hardware for writing horizontal and vertical lines
US4704680A (en) * 1984-08-15 1987-11-03 Tektronix, Inc. Address computation system for updating starting addresses of data arrays in an array processor within an instruction cycle
JPS62120574A (ja) * 1985-11-20 1987-06-01 Fujitsu Ltd ベクトル処理装置
JPS63225837A (ja) * 1987-03-13 1988-09-20 Fujitsu Ltd 距離付きベクトルアクセス方式
US5111389A (en) * 1987-10-29 1992-05-05 International Business Machines Corporation Aperiodic mapping system using power-of-two stride access to interleaved devices
US4918600A (en) * 1988-08-01 1990-04-17 Board Of Regents, University Of Texas System Dynamic address mapping for conflict-free vector access
US5265225A (en) * 1990-02-21 1993-11-23 Harris Corporation Digital signal processing address sequencer
US5398322A (en) * 1990-06-27 1995-03-14 Luminis Pty. Ltd. Number theory mapping generator for addressing matrix structures
US5611001A (en) * 1991-12-23 1997-03-11 Xerox Corporation Address reduction scheme implementing rotation algorithm
FR2721415B1 (fr) * 1994-06-21 1996-09-06 France Telecom Dispositif électronique d'adressage de mémoire, notamment pour une mémoire organisée par bancs.
ES2116852B1 (es) * 1994-08-29 1999-03-16 Univ Catalunya Politecnica Sincronizacion del acceso a memoria en multiprocesadores vectoriales.
CN1153456C (zh) * 1998-03-04 2004-06-09 皇家菲利浦电子有限公司 水印检测的方法和设备
US6507629B1 (en) 1998-04-07 2003-01-14 Sony Corporation Address generator, interleave unit, deinterleave unit, and transmission unit
JP3807582B2 (ja) 1999-02-18 2006-08-09 株式会社ルネサステクノロジ 情報処理装置及び半導体装置
US6647484B1 (en) * 2000-09-19 2003-11-11 3 Dsp Corporation Transpose address mode in general purpose DSP processor
US8145877B2 (en) 2008-03-31 2012-03-27 Xilinx, Inc. Address generation for quadratic permutation polynomial interleaving
US8205123B2 (en) * 2008-12-04 2012-06-19 Lsi Corporation Interleaver and de-interleaver for iterative code systems
CN102279726B (zh) * 2010-06-11 2013-06-19 联芯科技有限公司 一种对数据的寻址控制方法和装置
US20150071021A1 (en) * 2013-09-11 2015-03-12 Oracle International Corporation Accessing independently addressable memory chips
CN103760525B (zh) * 2014-01-06 2017-01-11 合肥工业大学 一种补齐式原地矩阵转置方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1586706A (ja) * 1968-09-19 1970-02-27
US3996559A (en) * 1974-11-07 1976-12-07 International Business Machines Corporation Method and apparatus for accessing horizontal sequences, vertical sequences and regularly spaced rectangular subarrays from an array stored in a modified word organized random access memory system
US4051551A (en) * 1976-05-03 1977-09-27 Burroughs Corporation Multidimensional parallel access computer memory system
US4069970A (en) * 1976-06-24 1978-01-24 Bell Telephone Laboratories, Incorporated Data access circuit for a memory array
IT1084325B (it) * 1977-06-30 1985-05-25 Elsag Procedimento ed apparecchio per la rotazione di una matrice di datibinari, particolaremente destinati all'impiego come utilita' di memoria a duplice modo di accesso per calcolatori elettronici.

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63153636A (ja) * 1986-08-29 1988-06-27 Hitachi Ltd 情報処理装置
JP2012009055A (ja) * 1999-07-26 2012-01-12 Intel Corp ２次元マトリクス処理のためのレジスタ
JP2012503248A (ja) * 2008-09-18 2012-02-02 ザイリンクス インコーポレイテッド アドレス発生
JP2011002908A (ja) * 2009-06-16 2011-01-06 Fujitsu Semiconductor Ltd プロセッサ及び情報処理システム
JPWO2013054468A1 (ja) * 2011-10-14 2015-03-30 パナソニックＩｐマネジメント株式会社 転置演算装置とその集積回路、および転置処理方法

Also Published As

Publication number Publication date
EP0047842A2 (en) 1982-03-24
US4370732A (en) 1983-01-25
JPS6126712B2 (ja) 1986-06-21
EP0047842B1 (en) 1986-10-01
EP0047842A3 (en) 1984-07-04
DE3175413D1 (en) 1986-11-06

Similar Documents

Publication Publication Date Title
DE3175413D1 (en) Skewed matrix address generator
JPS56153576A (en) Memory address unit
JPS56141069A (en) Generator
JPS5513499A (en) Address generator
JPS57113177A (en) Generator for word
JPS57185083A (en) Character generator
DE3279548D1 (en) Address generator
DE3069554D1 (en) Special address generation arrangement
DE3163583D1 (en) Energy line support
JPS5756891A (en) Character generator
DE3380080D1 (en) Memory address sequence generator
JPS55143254A (en) Envelop
JPS56150959A (en) Generator
IE822898L (en) Refresh address generator
JPS576887A (en) Character generator
GB2076570B (en) Random number generator
JPS5616180A (en) Character generating system
JPS5784486A (en) Character generator
JPS5766476A (en) Character generator
JPS56150960A (en) Generator
JPS5630176A (en) Character generator
JPS57147683A (en) Character generator
JPS5732941A (en) Heat-shrinkable sheet
JPS5630177A (en) Character generator
JPS56149085A (en) Character generator