JPS57514A - Interpolation processing circuit - Google Patents
Interpolation processing circuitInfo
- Publication number
- JPS57514A JPS57514A JP7324480A JP7324480A JPS57514A JP S57514 A JPS57514 A JP S57514A JP 7324480 A JP7324480 A JP 7324480A JP 7324480 A JP7324480 A JP 7324480A JP S57514 A JPS57514 A JP S57514A
- Authority
- JP
- Japan
- Prior art keywords
- interpolating
- signal
- circuit
- clock signals
- rotation counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)
- Transmission And Conversion Of Sensor Element Output (AREA)
Abstract
PURPOSE: To directly obtain interpolating data with digital code signals by providing a synchronizing circuit which synchronizes interpolating clock signals and a phase modulating signal, two specific counters and a signal distributing circuit.
CONSTITUTION: In the case of interpolating the wavelength λ of the signal recorded as scale information to 1/N by using a displacement quantity detector of a phase modulation system, the following interpolation processing circuit 20 is used. Namely, a synchronizing circuit 21 which synchronizes the interpolating clock signal having an N.f0(F0 is the frequency of carrier) frequency and a phase modulating signal, an n0-rotation counter 23 and a 2n-rotation counter 24 which are set in the relation N= 2n+n0, and a signal distributing circuit 22 which distributes and supplies the interpolating clock signals to the counters 23, 24 are provided. After the interpolating clock signals existing in one period of the phase modulating circuit are counted with the n0-rotation counter 23, the remaining interpolating clock signals are counted with the 2n-rotation counter 24 and are outputted as the data signal of the complementary number of 2 of n bits.
COPYRIGHT: (C)1982,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7324480A JPS57514A (en) | 1980-05-31 | 1980-05-31 | Interpolation processing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7324480A JPS57514A (en) | 1980-05-31 | 1980-05-31 | Interpolation processing circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57514A true JPS57514A (en) | 1982-01-05 |
Family
ID=13512567
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7324480A Pending JPS57514A (en) | 1980-05-31 | 1980-05-31 | Interpolation processing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57514A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5952711A (en) * | 1982-09-20 | 1984-03-27 | Sony Magnescale Inc | Detecting circuit of displacement amount |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5025818A (en) * | 1973-04-06 | 1975-03-18 |
-
1980
- 1980-05-31 JP JP7324480A patent/JPS57514A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5025818A (en) * | 1973-04-06 | 1975-03-18 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5952711A (en) * | 1982-09-20 | 1984-03-27 | Sony Magnescale Inc | Detecting circuit of displacement amount |
JPH0254884B2 (en) * | 1982-09-20 | 1990-11-22 | Sony Magnescale Inc |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2125289A1 (en) | Digital clock dejitter circuits for regenerating clock signals with minimal jitter | |
JPS5797751A (en) | Circuit for adding artificial synchronizing signal | |
JPS55110460A (en) | Clock reproducer for phase modulation data receiver | |
JPS57188166A (en) | System for locking phase of clock signal aginst data flow modulated by frequency on carrier | |
JPS57514A (en) | Interpolation processing circuit | |
JPS5294110A (en) | Phase synchronizer using modified fm method | |
JPS5342785A (en) | Rate meter by digital system | |
JPS57127347A (en) | Digital data receiver for generating clock signal | |
JPS57131144A (en) | Clock reproducing circuit | |
JPS5390724A (en) | Recording system for information recording substance | |
SE7707400L (en) | SYSTEM FOR RECEIVING FREQUENCY MODULATED DIGITAL DATA SIGNALS | |
JPS555513A (en) | Data transmission unit | |
JPS52116220A (en) | Recording and reproducing system of digital signals by magnetic tapes | |
JPS53116025A (en) | Picture transmission system | |
JPS53108361A (en) | Method and apparatus for frequency deviation modulation | |
JPS549526A (en) | Plural signal difference encoding system | |
JPS52119209A (en) | Digital signal magnetic recording and reproducing system | |
JPS5352017A (en) | Frequency detector | |
JPS51140404A (en) | Signal detecting system for digital communication | |
JPS5441125A (en) | Dubbing apparatus of video to video | |
JPS52150927A (en) | Draw-out circuit of code signal | |
JPS531548A (en) | Automatic meter reading system | |
JPS5266412A (en) | Digital signal recording system | |
JPS52150612A (en) | Digital signal transmission device | |
JPS5418612A (en) | Sweep signal reproducing system |