JPS57207949A - Memory controller - Google Patents

Memory controller

Info

Publication number
JPS57207949A
JPS57207949A JP9344081A JP9344081A JPS57207949A JP S57207949 A JPS57207949 A JP S57207949A JP 9344081 A JP9344081 A JP 9344081A JP 9344081 A JP9344081 A JP 9344081A JP S57207949 A JPS57207949 A JP S57207949A
Authority
JP
Japan
Prior art keywords
memory
program
address
changed
changing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9344081A
Other languages
Japanese (ja)
Inventor
Takao Morimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Sanyo Electric Co Ltd
Toshiba TEC Corp
Original Assignee
Tokyo Sanyo Electric Co Ltd
Tokyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Sanyo Electric Co Ltd, Tokyo Electric Co Ltd filed Critical Tokyo Sanyo Electric Co Ltd
Priority to JP9344081A priority Critical patent/JPS57207949A/en
Publication of JPS57207949A publication Critical patent/JPS57207949A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To eliminate a useless work of exchanging the whole memory in a controller which changes the program of a systme memory, by using a memory for changing program in which a changed program is set. CONSTITUTION:When a part of the program of a system memory 1 is changed, a memory for converting address 5 is operated by an assign signal of an address where the system memory 1 outputted from a CPU7 is located, and the selection of memory chips of the system memory 1 performed by a decoder 6 is inhibited. Moreover, a memory for changing program 2 is operated and an address, in which a program which is to be used instead of the program inputted into the address where the memory 1 is located, is assigned by the output from the memory 5 in the memory 2, and then, the changed program is read out from the memory for changing program 2 by the CPU 7.
JP9344081A 1981-06-17 1981-06-17 Memory controller Pending JPS57207949A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9344081A JPS57207949A (en) 1981-06-17 1981-06-17 Memory controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9344081A JPS57207949A (en) 1981-06-17 1981-06-17 Memory controller

Publications (1)

Publication Number Publication Date
JPS57207949A true JPS57207949A (en) 1982-12-20

Family

ID=14082379

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9344081A Pending JPS57207949A (en) 1981-06-17 1981-06-17 Memory controller

Country Status (1)

Country Link
JP (1) JPS57207949A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS519535A (en) * 1974-07-12 1976-01-26 Mitsubishi Electric Corp
JPS5458316A (en) * 1977-10-19 1979-05-11 Nec Corp Control memory unit
JPS551607A (en) * 1978-06-16 1980-01-08 Nec Corp Read data correction system of mask read-only memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS519535A (en) * 1974-07-12 1976-01-26 Mitsubishi Electric Corp
JPS5458316A (en) * 1977-10-19 1979-05-11 Nec Corp Control memory unit
JPS551607A (en) * 1978-06-16 1980-01-08 Nec Corp Read data correction system of mask read-only memory

Similar Documents

Publication Publication Date Title
JPS5764383A (en) Address converting method and its device
JPS5539933A (en) Process control device
JPS55105897A (en) Memory device
JPS57102733A (en) Automatic dimension correcting apparatus for spare tool
JPS52103921A (en) Data processing unit
EP0454856A4 (en) Automatic programming method
JPS57207949A (en) Memory controller
JPS5555489A (en) Data processing system
JPS57203154A (en) Microcomputer
JPS53134183A (en) Machining system in numerical control
JPS57138562A (en) Correction device for tool
JPS5580895A (en) Memory system
JPS5754050A (en) Numeric controller
JPS5614309A (en) Numerical control system
JPS5498138A (en) Input/output control system
JPS54145447A (en) Input-output control system
JPS5689459A (en) Automatic measurement compensating method for numerically controlled machine tool
JPS5647804A (en) Execution control device of sequential controller
JPS5614364A (en) Shared memory control system
JPS54152941A (en) Execution address memory system of information processor
JPS5730015A (en) Generating system for operating time
JPS52143387A (en) Conversation type numerical control system
JPS54106135A (en) Data process system
JPS6482147A (en) Memory access control system
JPS57205023A (en) Neumeric control lathe