JPS57204628A - Clock generating circuit - Google Patents
Clock generating circuitInfo
- Publication number
- JPS57204628A JPS57204628A JP8917981A JP8917981A JPS57204628A JP S57204628 A JPS57204628 A JP S57204628A JP 8917981 A JP8917981 A JP 8917981A JP 8917981 A JP8917981 A JP 8917981A JP S57204628 A JPS57204628 A JP S57204628A
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- circuit
- high level
- low level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Electronic Switches (AREA)
Abstract
PURPOSE:To prevent a reduction of output pulse duration, by discontinuing a continuous clock signal by means of an NOR circuit and by the selecting signal, at the same time supplying the single-shot clock generation indicating signal to the NOR circuit and producing the single-shot clock signals with the same phase and synchronously with the continuous clock signal. CONSTITUTION:When a single-shot clock generation indicating signal 2 and a selecting signal 3 are at a low level, respectively, the output of an NOR circuit N4 is set at a low level. The output of an NOR circuit N5 is set at a low level since the output Q' of a flip-flop 4 is set at a high level. As a result, the output of an NOR circuit N6 is set at a low level to obtain a continuous clock signal from an output 12. When the signal 3 is set at a high level, the output of the N5 is set at a low level. Then the output of the N6 is set at a high level to discontinue the output 12. When the signal 2 is set at a high level, the output of the N5 is set at a high level for a clock period. Thus a single-shot pulse is obtained at the output 12.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8917981A JPS57204628A (en) | 1981-06-10 | 1981-06-10 | Clock generating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8917981A JPS57204628A (en) | 1981-06-10 | 1981-06-10 | Clock generating circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57204628A true JPS57204628A (en) | 1982-12-15 |
JPH0237728B2 JPH0237728B2 (en) | 1990-08-27 |
Family
ID=13963527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8917981A Granted JPS57204628A (en) | 1981-06-10 | 1981-06-10 | Clock generating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57204628A (en) |
-
1981
- 1981-06-10 JP JP8917981A patent/JPS57204628A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0237728B2 (en) | 1990-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5557181A (en) | Electronic watch | |
JPS57203213A (en) | Clock signal reproducing circuit | |
JPS57204628A (en) | Clock generating circuit | |
JPS5338366A (en) | Electronic watch | |
JPS5413734A (en) | Synchronizing signal generator | |
JPS5412664A (en) | Pulse generating system | |
JPS5435664A (en) | Delay pulse signal generation circuit | |
JPS5367324A (en) | Magnetic bubble cassette memory | |
JPS5568884A (en) | Inverter | |
JPS57114867A (en) | Tester for logic circuit | |
JPS545648A (en) | Noise elimination circuit for pulse signal | |
JPS5399860A (en) | Phase shifter | |
JPS5569079A (en) | Driver for digital watch | |
FR2394927A1 (en) | Successive electrical current pulse programmable sequencer - has inhibition circuit made up of programmable divider fed by frequency divider and zero reset by second divider | |
JPS5635558A (en) | Bipolar/unipolar converting circuit | |
JPS55100747A (en) | Operating-power reduction control system | |
JPS54150020A (en) | Medium feeding system | |
JPS5447561A (en) | Analog/digital interface circuit | |
JPS5356938A (en) | Irregular interval timing signal generator circuit | |
JPS5435318A (en) | Control circuit for switching regulator | |
JPS54122081A (en) | Integrated circuit for generating timing signal | |
JPS5371878A (en) | Marker generating circuit | |
JPS5587986A (en) | Electronic watch system | |
JPS54144135A (en) | Xy plotter control method of digital type | |
JPS53136928A (en) | Time monitor circuit |