JPS57188166A - System for locking phase of clock signal aginst data flow modulated by frequency on carrier - Google Patents
System for locking phase of clock signal aginst data flow modulated by frequency on carrierInfo
- Publication number
- JPS57188166A JPS57188166A JP57072511A JP7251182A JPS57188166A JP S57188166 A JPS57188166 A JP S57188166A JP 57072511 A JP57072511 A JP 57072511A JP 7251182 A JP7251182 A JP 7251182A JP S57188166 A JPS57188166 A JP S57188166A
- Authority
- JP
- Japan
- Prior art keywords
- aginst
- carrier
- frequency
- clock signal
- data flow
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
- H03L7/0993—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider and a circuit for adding and deleting pulses
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Dc Digital Transmission (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/259,020 US4424497A (en) | 1981-04-30 | 1981-04-30 | System for phase locking clock signals to a frequency encoded data stream |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57188166A true JPS57188166A (en) | 1982-11-19 |
| JPH0452551B2 JPH0452551B2 (enExample) | 1992-08-24 |
Family
ID=22983167
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57072511A Granted JPS57188166A (en) | 1981-04-30 | 1982-04-28 | System for locking phase of clock signal aginst data flow modulated by frequency on carrier |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US4424497A (enExample) |
| JP (1) | JPS57188166A (enExample) |
| GB (1) | GB2099246A (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4498103A (en) * | 1982-09-13 | 1985-02-05 | Rca Corporation | Slow genlock circuit |
| US4534036A (en) * | 1982-12-08 | 1985-08-06 | Paradyne Corporation | Phase tracking loop impairment monitor for modems |
| GB2132042B (en) * | 1982-12-15 | 1986-09-24 | British Broadcasting Corp | Frequency and timing sources |
| EP0134374B1 (fr) * | 1983-09-07 | 1987-12-02 | International Business Machines Corporation | Horloge à verrouillage de phase |
| IT1212796B (it) * | 1983-12-12 | 1989-11-30 | Ates Componenti Elettron | Sincronizzatore di fase di tipo digitale per segnali isofrequenziali, particolarmente per demodulatore di segnali. |
| EP0157053A3 (en) * | 1984-03-19 | 1987-09-02 | Western Digital Corporation | High order digital phase lock loop system |
| US4628461A (en) * | 1984-04-30 | 1986-12-09 | Advanced Micro Devices, Inc. | Phase detector |
| US4808884A (en) * | 1985-12-02 | 1989-02-28 | Western Digital Corporation | High order digital phase-locked loop system |
| JP2581074B2 (ja) * | 1987-05-20 | 1997-02-12 | ソニー株式会社 | デジタルpll回路 |
| US4841257A (en) * | 1988-03-28 | 1989-06-20 | Unisys Corporation | High-speed sampling phase detector for clock and data recovery system |
| US5815041A (en) * | 1996-04-12 | 1998-09-29 | Silicon Image, Inc. | High-speed and high-precision phase locked loop having phase detector with dynamic logic structure |
| US6326826B1 (en) | 1999-05-27 | 2001-12-04 | Silicon Image, Inc. | Wide frequency-range delay-locked loop circuit |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50105364A (enExample) * | 1974-01-28 | 1975-08-20 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3624511A (en) | 1969-08-07 | 1971-11-30 | Communications Satellite Corp | Nonlinear phase-lock loop |
| US4017806A (en) | 1976-01-26 | 1977-04-12 | Sperry Rand Corporation | Phase locked oscillator |
| US4030045A (en) | 1976-07-06 | 1977-06-14 | International Telephone And Telegraph Corporation | Digital double differential phase-locked loop |
-
1981
- 1981-04-30 US US06/259,020 patent/US4424497A/en not_active Expired - Fee Related
-
1982
- 1982-04-28 JP JP57072511A patent/JPS57188166A/ja active Granted
- 1982-04-30 GB GB8212629A patent/GB2099246A/en not_active Withdrawn
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50105364A (enExample) * | 1974-01-28 | 1975-08-20 |
Also Published As
| Publication number | Publication date |
|---|---|
| GB2099246A (en) | 1982-12-01 |
| US4424497A (en) | 1984-01-03 |
| JPH0452551B2 (enExample) | 1992-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2171577B (en) | Apparatus for adjusting the phase of data signals | |
| GB2069263B (en) | Arrangement for synchronizing the phase of a local clock signal with an input signal | |
| JPS57188166A (en) | System for locking phase of clock signal aginst data flow modulated by frequency on carrier | |
| GB2018064B (en) | Phase locking system for television signals | |
| FR2498398B1 (fr) | Modulateur de donnees pour un modem | |
| DE3461013D1 (en) | Circuit recovering the carrier of a signal modulated by amplitude steps and phase steps | |
| GB2017436B (en) | Circuit for recovering the carrier of an amplitude modulated synchronous digital signal | |
| DE3685616D1 (de) | Phasenverriegelte taktregenerierschaltung fuer digitale uebertragungssysteme. | |
| DE3271199D1 (en) | Circuit recovering the carrier of a signal amplitude and phase modulated by digital signals | |
| JPS57183131A (en) | Method and device for locking phase locked loop at reference signal | |
| DK232582A (da) | Modtager til fasemodulerede baereboelgesignaler | |
| DE68912864D1 (de) | System zur Phasenverriegelung abgetasteter Daten. | |
| DE3263553D1 (en) | A receiver for ffsk modulated data signals | |
| GB2044046B (en) | Arrangement for restituting the clock for a receiver of data transmitted by phase modulation of a carrier | |
| AR242878A1 (es) | Disposicion de circuito para derivar una senal de reloj auxiliar de datos a partir de la frecuencia y/o de la fase de reloj de una senal digital sincronica o plesiocronica. | |
| DK60180A (da) | System til modtagelse af frekvensmodulerede digitale informationssignaler | |
| DE3478354D1 (en) | Method and apparatus for generating phase locked digital clock signals | |
| AU573502B2 (en) | Clock signal recovery from angle modulation carrier | |
| DE3174147D1 (en) | Method for receiving a data signal with double side-band quadrature carrier modulation | |
| GB2100536B (en) | Phase locked loop tuning system | |
| BE856217A (fr) | Systeme pour la reception de signaux d'informations numeriques modules en frequence | |
| EP0138485A3 (en) | Radio reception system for a phase modulation signal | |
| EP0476487A3 (en) | System for reproducing timing clock signal | |
| GB2162649B (en) | Estimating the carrier frequency of a single sideband signal | |
| EP0139496A3 (en) | A radio transmission system for a phase modulation signal |