JPS57182253A - Decoding method for triple or quadruple error correction bch code - Google Patents

Decoding method for triple or quadruple error correction bch code

Info

Publication number
JPS57182253A
JPS57182253A JP56066611A JP6661181A JPS57182253A JP S57182253 A JPS57182253 A JP S57182253A JP 56066611 A JP56066611 A JP 56066611A JP 6661181 A JP6661181 A JP 6661181A JP S57182253 A JPS57182253 A JP S57182253A
Authority
JP
Japan
Prior art keywords
error
bch code
roots
finding
syndrome
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56066611A
Other languages
Japanese (ja)
Inventor
Hiroichi Okano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP56066611A priority Critical patent/JPS57182253A/en
Publication of JPS57182253A publication Critical patent/JPS57182253A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)

Abstract

PURPOSE:To achieve decoding efficiently by obtaining a syndrome from a triple and a quadruple error BCH code, and finding a solution of an error position polynomial by using a table of roots of a Galois equation stored in an ROM. CONSTITUTION:A received BCH code is supplied to a syndrome generating circuit SGL to find a syndrome, and exponent display of vectors from an ROME.2 is performed. Syndromes S1, S3 and S5 are used to generate an error position polynominal containing an added constant term, and the polynominal is inputted to an ROM2.5 to find a root which corresponds to the constant by using a table of a quadratic equation; and it is inputted from the upper side of a switch SWA8 to an error correcting circuit ECC10, thereby correcting an error including <=2 bits. When a three-bit error is discriminated by the constant terms of a position polynomial, the switch SWA8 is placed on the lower side, and roots are found by a ROM3.6 stored with a table of roots of a cubic equation, an ROM4 for finding a square root, an ROMC.7 for finding a cubic root, etc., thus correcting a three-bit error.
JP56066611A 1981-04-30 1981-04-30 Decoding method for triple or quadruple error correction bch code Pending JPS57182253A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56066611A JPS57182253A (en) 1981-04-30 1981-04-30 Decoding method for triple or quadruple error correction bch code

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56066611A JPS57182253A (en) 1981-04-30 1981-04-30 Decoding method for triple or quadruple error correction bch code

Publications (1)

Publication Number Publication Date
JPS57182253A true JPS57182253A (en) 1982-11-10

Family

ID=13320865

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56066611A Pending JPS57182253A (en) 1981-04-30 1981-04-30 Decoding method for triple or quadruple error correction bch code

Country Status (1)

Country Link
JP (1) JPS57182253A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60128723A (en) * 1983-12-16 1985-07-09 Sony Corp Error correcting circuit
EP0147623A2 (en) * 1983-12-30 1985-07-10 International Business Machines Corporation Error correcting method and apparatus
JPS6130819A (en) * 1984-07-24 1986-02-13 Nippon Columbia Co Ltd Error correction device
JPS6139627A (en) * 1984-07-30 1986-02-25 Mita Ind Co Ltd Decoding device
JPS61274426A (en) * 1985-05-29 1986-12-04 Victor Co Of Japan Ltd Error correcting method
JPS61281720A (en) * 1985-06-07 1986-12-12 Sony Corp Decoder for bhc code
JPS6215934A (en) * 1985-07-15 1987-01-24 Victor Co Of Japan Ltd Picture generating device
JPS63197241A (en) * 1987-02-12 1988-08-16 Hitachi Ltd Error detector

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60128723A (en) * 1983-12-16 1985-07-09 Sony Corp Error correcting circuit
EP0147623A2 (en) * 1983-12-30 1985-07-10 International Business Machines Corporation Error correcting method and apparatus
JPS6130819A (en) * 1984-07-24 1986-02-13 Nippon Columbia Co Ltd Error correction device
JPH0151097B2 (en) * 1984-07-24 1989-11-01 Nippon Columbia
JPS6139627A (en) * 1984-07-30 1986-02-25 Mita Ind Co Ltd Decoding device
JPS61274426A (en) * 1985-05-29 1986-12-04 Victor Co Of Japan Ltd Error correcting method
JPS61281720A (en) * 1985-06-07 1986-12-12 Sony Corp Decoder for bhc code
JPS6215934A (en) * 1985-07-15 1987-01-24 Victor Co Of Japan Ltd Picture generating device
JPS63197241A (en) * 1987-02-12 1988-08-16 Hitachi Ltd Error detector

Similar Documents

Publication Publication Date Title
US4821268A (en) Soft decision Reed-Solomon decoder
EP0114938A3 (en) On-the-fly multibyte error correction
WO2001017154A3 (en) Method and apparatus for coding and decoding data
CA2037027A1 (en) Forward error correction code system
JPS57182253A (en) Decoding method for triple or quadruple error correction bch code
EP0290349A3 (en) Method and apparatus for encoding using a Reed-Solomon error correction code
WO1995008803A3 (en) Programmable redundancy/syndrome generator
TW341674B (en) Error correcting method and device
EP0367268A3 (en) Apparatus for decoding bch code
EP1102406A3 (en) Apparatus and method for decoding digital data
KR101238108B1 (en) A method of reed-solomon encoding and decoding
Koga A simple decoding of BCH codes over GF (2/sup m/)
KR940010434B1 (en) Read-solomon error correction code system
EP0295949A3 (en) Method and apparatus for decoding reed-solomon code
KR900019400A (en) Complex Error Correction BCH Decoding Circuit
KR100212830B1 (en) Syndrome calculation apparatus of reed solomon decoder
KR100212825B1 (en) Syndrome calculating apparatus of reed solomon decoder
Katsaros Decoding of the (15, 7) and (31, 21) binary BCH codes
Ko On BCH decoding algorithms.
KR100192793B1 (en) Error corrector of rs decoder
JPS5789349A (en) Decoder for error correction code
Todoroki et al. Design of a Reed-Solomon decoder using a digital signal processor (DSP)
JPS6449430A (en) Circuit for solving error position polynomial
Chinichian An efficient algorithm for decoding bch and reed-solomon codes over gf (2 (m))(uncorrectable, polynomial equations, error-locator)
Fan On a new combinatorial coding method and the generation of optimal linear codes.