JPS5717046A - Skew compensating circuit - Google Patents
Skew compensating circuitInfo
- Publication number
- JPS5717046A JPS5717046A JP9085580A JP9085580A JPS5717046A JP S5717046 A JPS5717046 A JP S5717046A JP 9085580 A JP9085580 A JP 9085580A JP 9085580 A JP9085580 A JP 9085580A JP S5717046 A JPS5717046 A JP S5717046A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- control device
- delay
- skew
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To ensure a highly efficient transmission of asynchronous information, by adding a skew compensating circuit to each control device and giving a proper delay time to each control device to realize a high-speed operation. CONSTITUTION:In case a device 2 to be controlled requests a data to a control device 1, the signal is set to the terminal S of an FF circuit 6. The circuit 6 transmits the request signal 8, and the signal 8 is sent to the device 1 via a cable 3. The device 1 transmits the data to a bus line 9 and at the same time sends the answer signal 4 to delaying circuits 5-1, 5-2 and 5-3 connected in series to each other. These delaying circuits are connected to contacts C, B and A of a switch circuit 11. The delay of the contact A is maximum, and the delay of the contact C is minimum. Thus the delay time for compensation of skew can be selected through a circuit 11.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9085580A JPS5717046A (en) | 1980-07-03 | 1980-07-03 | Skew compensating circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9085580A JPS5717046A (en) | 1980-07-03 | 1980-07-03 | Skew compensating circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5717046A true JPS5717046A (en) | 1982-01-28 |
Family
ID=14010177
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9085580A Pending JPS5717046A (en) | 1980-07-03 | 1980-07-03 | Skew compensating circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5717046A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000039682A1 (en) * | 1998-12-29 | 2000-07-06 | Intel Corporation | Regulating a data transfer time |
US8582670B2 (en) | 2009-05-08 | 2013-11-12 | Fujitsu Limited | Receiving apparatus, transmitting-receiving apparatus, and transmission system method therefor |
-
1980
- 1980-07-03 JP JP9085580A patent/JPS5717046A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000039682A1 (en) * | 1998-12-29 | 2000-07-06 | Intel Corporation | Regulating a data transfer time |
US8582670B2 (en) | 2009-05-08 | 2013-11-12 | Fujitsu Limited | Receiving apparatus, transmitting-receiving apparatus, and transmission system method therefor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5632855A (en) | Control circuit for right of transmission | |
JPS5717046A (en) | Skew compensating circuit | |
MY103949A (en) | Serial data transfer circuit for a semiconductor memory device | |
JPS5585156A (en) | Protective unit of transmission system | |
JPS56103753A (en) | Data transmission system between electronic computers | |
JPS56110125A (en) | Data processing device | |
JPS5787665A (en) | Voicecharacter switching telephone set | |
ES8105535A1 (en) | Switching circuit for two digital streams. | |
YU48125B (en) | WIRELESS CONNECTOR DEVICE ON COMMUTATION NETWORK | |
JPS5723130A (en) | Interface control system | |
JPS5690655A (en) | Wire transmission system | |
JPS5526766A (en) | Terminal-circuit-side transmitter circuit of repeater | |
JPS5643850A (en) | Intermultiplexer communication control system | |
JPS57123432A (en) | Computer with automatic starting device | |
JPS5785128A (en) | Multiplexer channel | |
JPS5613854A (en) | Double loop switching system | |
JPS57204167A (en) | Semiconductor integrated circuit | |
JPS5775345A (en) | Controller of communication circuit | |
JPS57154959A (en) | Microprocessor device | |
JPS553222A (en) | Signal transmission/reception system | |
JPS55150639A (en) | Data transmission unit | |
JPS5783837A (en) | Information processor | |
JPS57112157A (en) | Line switching device | |
JPS57101926A (en) | Data transferring circuit | |
JPS56157155A (en) | Control system |