JPS57158090A - Ep rom device - Google Patents
Ep rom deviceInfo
- Publication number
- JPS57158090A JPS57158090A JP4031581A JP4031581A JPS57158090A JP S57158090 A JPS57158090 A JP S57158090A JP 4031581 A JP4031581 A JP 4031581A JP 4031581 A JP4031581 A JP 4031581A JP S57158090 A JPS57158090 A JP S57158090A
- Authority
- JP
- Japan
- Prior art keywords
- volts
- high voltage
- dcr1
- signal
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
Abstract
PURPOSE:To form a word line selection level at the time of verifying operation by using writing high voltage to supply high voltage required when a field effect transistor (FET) or the like is turned on. CONSTITUTION:In verifying operation, high voltage, 25 volts for example, is applied to a writing high voltage terminal VPP. When all internal address signals a1-a8 are in low level, a decode signal dcr1 from an address decoding part DCR1 is made high voltage of about 7 volts and the signal dcr1 is turned to the low level. The source potential of a power transistor (TR) Q1 is fixed on about 5 volts. A decode signal dcr3 is turned to the high level of about 5 volts when the signal dcr1 and the address signals a6-a8 are in low level. When the gate voltage of a transmission gate TR Q7 is in the high level of about 7 volts, the signal dcr3 of about 5 volts is transmitted to a word line W1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4031581A JPS57158090A (en) | 1981-03-23 | 1981-03-23 | Ep rom device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4031581A JPS57158090A (en) | 1981-03-23 | 1981-03-23 | Ep rom device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57158090A true JPS57158090A (en) | 1982-09-29 |
Family
ID=12577176
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4031581A Pending JPS57158090A (en) | 1981-03-23 | 1981-03-23 | Ep rom device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57158090A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4758748A (en) * | 1986-03-10 | 1988-07-19 | Fujitsu Limited | Sense amplifier for programmable read only memory |
-
1981
- 1981-03-23 JP JP4031581A patent/JPS57158090A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4758748A (en) * | 1986-03-10 | 1988-07-19 | Fujitsu Limited | Sense amplifier for programmable read only memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES527648A0 (en) | A VIDEOTEX SYSTEM WITH PUBLIC TERMINALS | |
EP0895219A4 (en) | Display device | |
ATE97523T1 (en) | DIFFERENT TIME CONTROL FOR USE IN INTEGRATED CIRCUITS. | |
EP0172015A3 (en) | Marking for fluid jet assisted ion projection imaging systems | |
TW332333B (en) | The semiconductor memory device with low leakage current & improving data retention | |
JPS5480041A (en) | Decoder circuit using power switch | |
EP0376065A3 (en) | Semiconductor memory integrated circuit | |
JPS5693173A (en) | Decoder circuit | |
JPS57158090A (en) | Ep rom device | |
JPS57158091A (en) | Ep rom device | |
KR850004685A (en) | Semiconductor memory device | |
EP0049462A3 (en) | Memory device | |
JP3379601B2 (en) | Semiconductor integrated circuit device | |
TW431067B (en) | Single source differential circuit | |
JPS5677983A (en) | Decorder circuit | |
KR870002522A (en) | Data processing device | |
ES437478A1 (en) | Enzymatic clarification of liquids | |
JPS5750032A (en) | Integrated circuit | |
JPS645072A (en) | Nonvolatile semiconductor memory device | |
EP0203895A3 (en) | Signal mixer for microwave radio systems | |
JPS6455691A (en) | Memory card device | |
JPS57150193A (en) | Non-volatile semiconductor memory device | |
IT1273392B (en) | METHOD AND POWER SUPPLY DEVICE, IN PARTICULAR FOR A VOR DOPPLER SYSTEM, MODULATOR SUITABLE FOR THE SAME AND VOR DOPPLER SYSTEM | |
JPS6449409A (en) | Bias circuit for field effect transistor | |
JPS57111717A (en) | Bus control system |