JPS57155644A - Alignment controlling system - Google Patents
Alignment controlling systemInfo
- Publication number
- JPS57155644A JPS57155644A JP3953781A JP3953781A JPS57155644A JP S57155644 A JPS57155644 A JP S57155644A JP 3953781 A JP3953781 A JP 3953781A JP 3953781 A JP3953781 A JP 3953781A JP S57155644 A JPS57155644 A JP S57155644A
- Authority
- JP
- Japan
- Prior art keywords
- data
- bits
- register
- length
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3953781A JPS57155644A (en) | 1981-03-20 | 1981-03-20 | Alignment controlling system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3953781A JPS57155644A (en) | 1981-03-20 | 1981-03-20 | Alignment controlling system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57155644A true JPS57155644A (en) | 1982-09-25 |
JPS622333B2 JPS622333B2 (enrdf_load_stackoverflow) | 1987-01-19 |
Family
ID=12555795
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3953781A Granted JPS57155644A (en) | 1981-03-20 | 1981-03-20 | Alignment controlling system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57155644A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04197027A (ja) * | 1990-11-27 | 1992-07-16 | Nec Shizuoka Ltd | 電池・acアダプタ電源供給装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5394133A (en) * | 1977-01-28 | 1978-08-17 | Hitachi Ltd | Data converter |
JPS5597642A (en) * | 1979-01-19 | 1980-07-25 | Hitachi Ltd | Data processor |
-
1981
- 1981-03-20 JP JP3953781A patent/JPS57155644A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5394133A (en) * | 1977-01-28 | 1978-08-17 | Hitachi Ltd | Data converter |
JPS5597642A (en) * | 1979-01-19 | 1980-07-25 | Hitachi Ltd | Data processor |
Also Published As
Publication number | Publication date |
---|---|
JPS622333B2 (enrdf_load_stackoverflow) | 1987-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950008226B1 (ko) | 버스트 전송 모드를 갖는 버스 마스터 | |
GB1488043A (en) | Data storage system | |
EP0312239A3 (en) | Message fifo buffer controller | |
JPH03130983A (ja) | パイプラインシリアルメモリ及びそのパイプラインの方法 | |
GB1449229A (en) | Data processing system and method therefor | |
EP0312238A3 (en) | Fifo buffer controller | |
HK109194A (en) | Microprocessor bus interface unit | |
KR900015008A (ko) | 데이터 프로세서 | |
EP0166309A3 (en) | Memory chip for a hierarchical memory system | |
US5463760A (en) | Break function in-circuit emulator for a microprocessor with a cache memory | |
FR2374690B1 (enrdf_load_stackoverflow) | ||
EP0217479A2 (en) | Information processing unit | |
JP2704419B2 (ja) | キヤツシユラインの全エントリの充填を選択的に試みるバスマスタ | |
KR930008047B1 (ko) | Dma 콘트롤러 | |
JPS57155644A (en) | Alignment controlling system | |
HK112894A (en) | Read/write ordering apparatus and method for a microprocessor | |
KR940004260Y1 (ko) | 메인 메모리 및 캐시 메모리 회로 | |
JPS57103547A (en) | Bit word access circuit | |
JPS57105877A (en) | Stack memory device | |
US5479165A (en) | Two-dimensional coding apparatus | |
JPS5758280A (en) | Method for making memory address | |
KR920000401B1 (ko) | 데이터 버퍼링회로 | |
JPS55146682A (en) | Data transfer system | |
EP0496002A4 (en) | Register circuit | |
JPS6450139A (en) | Cache memory access system |