JPS57143654A - Memory sequence extending circuit - Google Patents

Memory sequence extending circuit

Info

Publication number
JPS57143654A
JPS57143654A JP56028452A JP2845281A JPS57143654A JP S57143654 A JPS57143654 A JP S57143654A JP 56028452 A JP56028452 A JP 56028452A JP 2845281 A JP2845281 A JP 2845281A JP S57143654 A JPS57143654 A JP S57143654A
Authority
JP
Japan
Prior art keywords
coincidence
signal
register
sequence extending
memory sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56028452A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6126700B2 (fr
Inventor
Shigeru Komatsu
Shigeru Hirahata
Tsuguji Tateuchi
Takuo Koyama
Kunihiko Nagai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56028452A priority Critical patent/JPS57143654A/ja
Publication of JPS57143654A publication Critical patent/JPS57143654A/ja
Publication of JPS6126700B2 publication Critical patent/JPS6126700B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
JP56028452A 1981-03-02 1981-03-02 Memory sequence extending circuit Granted JPS57143654A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56028452A JPS57143654A (en) 1981-03-02 1981-03-02 Memory sequence extending circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56028452A JPS57143654A (en) 1981-03-02 1981-03-02 Memory sequence extending circuit

Publications (2)

Publication Number Publication Date
JPS57143654A true JPS57143654A (en) 1982-09-04
JPS6126700B2 JPS6126700B2 (fr) 1986-06-21

Family

ID=12249051

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56028452A Granted JPS57143654A (en) 1981-03-02 1981-03-02 Memory sequence extending circuit

Country Status (1)

Country Link
JP (1) JPS57143654A (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61107447A (ja) * 1984-10-26 1986-05-26 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 固定アドレス空間を有するデ−タ処理システム
JPS61160162A (ja) * 1985-01-07 1986-07-19 Meidensha Electric Mfg Co Ltd メモリのペ−ジ方式
JPS61211750A (ja) * 1985-03-15 1986-09-19 Nec Corp メモリバンク切替え確認方式

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61107447A (ja) * 1984-10-26 1986-05-26 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 固定アドレス空間を有するデ−タ処理システム
JPS61160162A (ja) * 1985-01-07 1986-07-19 Meidensha Electric Mfg Co Ltd メモリのペ−ジ方式
JPS61211750A (ja) * 1985-03-15 1986-09-19 Nec Corp メモリバンク切替え確認方式

Also Published As

Publication number Publication date
JPS6126700B2 (fr) 1986-06-21

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
DE2965636D1 (en) Data processing system having an integrated stack and register machine architecture
KR880003244A (ko) 데이타 전송의 재시행을 실행하는 마이크로 프로세서
DE3483489D1 (de) Speicherzugriffseinrichtung in einem datenverarbeitungssystem.
ES458222A1 (es) Perfeccionamientos introducidos en una unidad de control de dispositivo periferico con logica de escrutinio mejorada, para utilizacion en un sistema de tratamiento de datos.
FR2434429B1 (fr) Appareils de traitement d'informations ameliorant les transferts de donnees d'une memoire a une autre
JPS648580A (en) Memory device for electronic equipment
JPS57143654A (en) Memory sequence extending circuit
DE2966397D1 (en) Memory information access time reduction device for an information processing system
ES8405174A1 (es) Sistema de control de temporizacion en un procesador de datos.
JPS57103547A (en) Bit word access circuit
JPS5725053A (en) Memory device
JPS5563453A (en) Memory system
JPS55146556A (en) Data collating system
JPS5740790A (en) Storage control system
JPS5617442A (en) Parity error processing system
JPS5697164A (en) Test and set and test and reset system
JPS57105014A (en) Timer readout system of electronic computer
JPS5725055A (en) Data transfer processing system
JPS56101229A (en) Computer system
JPS54157056A (en) Memory check system in cash register
JPS5582361A (en) Data processing system diagnosing system
JPS57111720A (en) System for data protection of data transfer control
JPS5549764A (en) Memory control system
JPS56149626A (en) Channel device