JPS57142064A - Network test system - Google Patents

Network test system

Info

Publication number
JPS57142064A
JPS57142064A JP2804981A JP2804981A JPS57142064A JP S57142064 A JPS57142064 A JP S57142064A JP 2804981 A JP2804981 A JP 2804981A JP 2804981 A JP2804981 A JP 2804981A JP S57142064 A JPS57142064 A JP S57142064A
Authority
JP
Japan
Prior art keywords
folding
internal time
slot
terminal device
ptu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2804981A
Other languages
Japanese (ja)
Inventor
Masami Murayama
Chikao Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2804981A priority Critical patent/JPS57142064A/en
Publication of JPS57142064A publication Critical patent/JPS57142064A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/24—Arrangements for supervision, monitoring or testing with provision for checking the normal operation
    • H04M3/244—Arrangements for supervision, monitoring or testing with provision for checking the normal operation for multiplex systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)

Abstract

PURPOSE:To achieve test of networks only with the change in an internal time slot, by using a pseudo terminal device in which the phase difference can be changed. CONSTITUTION:A data on an external slot converted at a demultiplexer DMPX is transmitted to a multiplexer MPX via a shift register SR1 of a pseudo terminal device PTU. In folding transfer through an opened gate G1, the internal time slot number of the DMPX and that converted at the MPX are the same, and in folding transfer with an opened gate G2, they are different. A flip-flop FF latches a data of the internal slot from a selector SEL2 with a folding instruction given via a signal reception distributor SRD from a central control unit CC and folds it via SELs 3 and 1. Thus, the test for network can be made by using the difference between the internal time slots from folding with the PTU and with the FF.
JP2804981A 1981-02-27 1981-02-27 Network test system Pending JPS57142064A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2804981A JPS57142064A (en) 1981-02-27 1981-02-27 Network test system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2804981A JPS57142064A (en) 1981-02-27 1981-02-27 Network test system

Publications (1)

Publication Number Publication Date
JPS57142064A true JPS57142064A (en) 1982-09-02

Family

ID=12237892

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2804981A Pending JPS57142064A (en) 1981-02-27 1981-02-27 Network test system

Country Status (1)

Country Link
JP (1) JPS57142064A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0171803A2 (en) * 1984-08-15 1986-02-19 Fujitsu Limited Time division exchange for carrying out a loop-back test
JPS61146052A (en) * 1984-12-20 1986-07-03 Fujitsu Ltd Network transmission line checking system
JPS61251397A (en) * 1985-04-30 1986-11-08 Fujitsu Ltd Method for testing exchange

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0171803A2 (en) * 1984-08-15 1986-02-19 Fujitsu Limited Time division exchange for carrying out a loop-back test
JPS61146052A (en) * 1984-12-20 1986-07-03 Fujitsu Ltd Network transmission line checking system
JPS61251397A (en) * 1985-04-30 1986-11-08 Fujitsu Ltd Method for testing exchange

Similar Documents

Publication Publication Date Title
JPS55117357A (en) Time-division multiplex communication system
JPS5639694A (en) Method and device for synchrnonizing timing in transmission of digital information signal
JPS57142064A (en) Network test system
GB1536147A (en) Data processing systems
JPS574636A (en) Composite exchange system
JPS5671358A (en) Control system for button telephone
Sharma Premchand aur unka Yug
JPS52144909A (en) Transmission by clock folding
JPS5394144A (en) Time-division multiple process system
JPS53115120A (en) Intra-office phase synchronous system
SU1679496A1 (en) Unit to interface the computer with communication channels
JPS5686549A (en) Data recording system
SU790304A1 (en) Switching device
JPS5776957A (en) Communication terminal additional device
JPS5730489A (en) Time-division memory system
JPS567589A (en) Time sharing exchange system
ATE1264T1 (en) CIRCUIT ARRANGEMENT FOR RECEIVING DIGITAL MESSAGE SIGNALS IN A DIGITAL EXCHANGE OF A PCM TIME-MULTIPLEX TELECOMMUNICATION NETWORK.
JPS5755438A (en) Data processing unit
JPS57180244A (en) Multiplexing system
JPS5691550A (en) Multiplex transmitter
JPS54122944A (en) Logic circuit
JPS55118134A (en) Information input/output control unit to circuit
JPS5781760A (en) Highway test device
JPS542004A (en) Transfer system of control information for outgoing connection
JPS5521667A (en) Communication path control unit in time sharing exchanger