JPS5713529A - Program loading system - Google Patents
Program loading systemInfo
- Publication number
- JPS5713529A JPS5713529A JP8750680A JP8750680A JPS5713529A JP S5713529 A JPS5713529 A JP S5713529A JP 8750680 A JP8750680 A JP 8750680A JP 8750680 A JP8750680 A JP 8750680A JP S5713529 A JPS5713529 A JP S5713529A
- Authority
- JP
- Japan
- Prior art keywords
- bsp
- control part
- prg
- classification
- loaded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
Abstract
PURPOSE:To diminish the number of man-hours for preparing a bootstrap program BSP, by providing a means for freely setting a classification of a program PRG to be loaded, by manual operation, in each control part which is under control of a higher rank prcessing part. CONSTITUTION:A CPU24 which is higher rank processing part is connected to a control part 21 of an external memory control device or a communication control devie, etc., by an interface signal line 25. The control part 21 is provided with a ROM23 in which a BSP is stored, a RAM22 to which a PRG is loaded, and a register 26 which is able to freely set a classification of a program to be loaded newly, by manual operation. When an electric power source is closed to the control part or a start commnad for loading is received from the CPU24, the BSP of the ROM23 starts its operation, and contents which have been set to the register 26 are read out and are informed to the CPU through the signal line 25. The CPU 24 recognizes a classification of the PRG which has been informed, and transfers a related PRG to the control part 21. In this way, since one kind of BSP will do, the number of man-hours for preparing a BSP is diminished.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8750680A JPS5713529A (en) | 1980-06-27 | 1980-06-27 | Program loading system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8750680A JPS5713529A (en) | 1980-06-27 | 1980-06-27 | Program loading system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5713529A true JPS5713529A (en) | 1982-01-23 |
Family
ID=13916857
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8750680A Pending JPS5713529A (en) | 1980-06-27 | 1980-06-27 | Program loading system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5713529A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59116875A (en) * | 1982-12-23 | 1984-07-05 | Fujitsu Ltd | Ipl method of multiprocessor system |
JP2003029975A (en) * | 2001-07-18 | 2003-01-31 | Toshiba It Solution Corp | Os start-up method, os start-up system and program for os start-up |
-
1980
- 1980-06-27 JP JP8750680A patent/JPS5713529A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59116875A (en) * | 1982-12-23 | 1984-07-05 | Fujitsu Ltd | Ipl method of multiprocessor system |
JPH0430062B2 (en) * | 1982-12-23 | 1992-05-20 | ||
JP2003029975A (en) * | 2001-07-18 | 2003-01-31 | Toshiba It Solution Corp | Os start-up method, os start-up system and program for os start-up |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3275443D1 (en) | Dynamically programmable processing element | |
JPS55128641A (en) | Controlling system for vehicle | |
ES8402954A1 (en) | Information processing unit. | |
JPS56135204A (en) | Programmable controller | |
KR830008225A (en) | Loading method in numerical control device | |
DE2962433D1 (en) | Programmable control latch mechanism for a data processing system | |
JPS5713529A (en) | Program loading system | |
JPS5647831A (en) | Peripheral control equipment | |
JPS55127655A (en) | Data processing terminal equipment | |
FR2290708A1 (en) | Logic adapter tested in data processor peripheral - uses binary test elements and test command elements | |
JPS57197653A (en) | Control device of microprogram | |
MYLETT | MICRO-COBOL: A subset of Navy standard HYPO-COBOL for microcomputers[M. S. Thesis] | |
EP0312183A3 (en) | Digital data processing system | |
JPS5789125A (en) | Program loading system for data processing system | |
FR2357953A1 (en) | Intelligence data terminal for on line application - has built-in microprocessor decision capability for communication with main computer and range of peripherals | |
EP0267663A3 (en) | Weighing system | |
JPS56164357A (en) | Controller of action of copying machine | |
JPS5729123A (en) | One-chip microcomputer | |
JPS57114944A (en) | Signal processing processor | |
JPS57203162A (en) | One-chip microcomputer | |
KR930005749Y1 (en) | In-circuit emulator system | |
JPS57208689A (en) | Memory control device | |
JPS5557926A (en) | Output controller of programmable controller | |
JPS56164424A (en) | Computer system | |
JPS57196358A (en) | Appreciating device of microcomputer |