JPS5712499A - Prom read/write control device - Google Patents

Prom read/write control device

Info

Publication number
JPS5712499A
JPS5712499A JP8603880A JP8603880A JPS5712499A JP S5712499 A JPS5712499 A JP S5712499A JP 8603880 A JP8603880 A JP 8603880A JP 8603880 A JP8603880 A JP 8603880A JP S5712499 A JPS5712499 A JP S5712499A
Authority
JP
Japan
Prior art keywords
register
circuit
stored
coincidence
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8603880A
Other languages
Japanese (ja)
Inventor
Minoru Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Omron Tateisi Electronics Co filed Critical Omron Tateisi Electronics Co
Priority to JP8603880A priority Critical patent/JPS5712499A/en
Publication of JPS5712499A publication Critical patent/JPS5712499A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

PURPOSE:To obtain a P-ROM having a sufficient tolerance, by securing a previous and assured checking for an access time with addition of a small number of circuit parts. CONSTITUTION:The address information of a PROM22 is delivered to an address bus AB from an RAM16, and accordingly the logic state of the address information varies. This change is conveyed to a trigger circuit 32. Detecting the change, the circuit 32 delivers a pulse having a short set time width to a line 39. As a result, the output state of the ROM22 after lapse of the pulse time is stored temporarily in a latching circuit 33. Then the output of the circuit 33 is stored in register A in a CPU14. And then the output state of ROM22 in a lapse of a sufficient time after an access is stored in register B. The information obtained from the RAM16 is compared with the information stored in register A and then with the information stored in register B if no coincidence is obtained in the first comparison. If a coincidence is obtained, an incorrect access time is decided. While a comparison is given to the contents between the registers A and B in case no coincidence is obtained. Then a prescribed process is carried out.
JP8603880A 1980-06-24 1980-06-24 Prom read/write control device Pending JPS5712499A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8603880A JPS5712499A (en) 1980-06-24 1980-06-24 Prom read/write control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8603880A JPS5712499A (en) 1980-06-24 1980-06-24 Prom read/write control device

Publications (1)

Publication Number Publication Date
JPS5712499A true JPS5712499A (en) 1982-01-22

Family

ID=13875495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8603880A Pending JPS5712499A (en) 1980-06-24 1980-06-24 Prom read/write control device

Country Status (1)

Country Link
JP (1) JPS5712499A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6378400A (en) * 1986-09-19 1988-04-08 Fujitsu Ltd Ram test system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6378400A (en) * 1986-09-19 1988-04-08 Fujitsu Ltd Ram test system

Similar Documents

Publication Publication Date Title
EP0267612A3 (en) Timer/counter using a register block
JPS5712499A (en) Prom read/write control device
US4758983A (en) Method and circuit arrangement for content controlled addressing of a memory
JPS56134397A (en) Memory function check system for extended ram of electronic equipment
JPS6461847A (en) Dma control circuit
JPS5739438A (en) Input controlling system
JPS5556262A (en) Operation hysteresis retention system
JPS57109055A (en) Readout control system for microinstruction
JPS5710853A (en) Memory device
JPS5637892A (en) Memory unit
JPS57111894A (en) Test system of storage device
JPS56127255A (en) Automatic operating device
JPS6425251A (en) System for debugging program
JPS5759261A (en) Information processor
JPS6428747A (en) Microprocessor
JPS6423354A (en) Duplex buffer memory control system
JPS56121155A (en) Address coincidence detection circuit
JPS57137867A (en) Pattern generator input and output switching control for tester
JPS57111720A (en) System for data protection of data transfer control
JPS57103538A (en) Digital input circuit
JPS6448297A (en) Dram controller
JPS56124954A (en) Advance control type information processing equipment
JPS57182273A (en) Total data outputting method of printer
JPS6413479A (en) Test system for integrated circuit
FR2264286A1 (en) Checking system for wiring interconnections - uses digital system with a series chain of shift registers