JPS57120299A - Read-only memory - Google Patents
Read-only memoryInfo
- Publication number
- JPS57120299A JPS57120299A JP550881A JP550881A JPS57120299A JP S57120299 A JPS57120299 A JP S57120299A JP 550881 A JP550881 A JP 550881A JP 550881 A JP550881 A JP 550881A JP S57120299 A JPS57120299 A JP S57120299A
- Authority
- JP
- Japan
- Prior art keywords
- fet
- stored
- read
- fet20
- rom
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5692—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To obtain an ROM which has large storage capacity and small area by varying the threshold voltage of each FET of a memory cell so that >=3 states are stored in each FET. CONSTITUTION:Each FET20, constituent unit of an ROM, is provided with one of >=3 threshold voltage relating to logical values to be stored, thus storing logical values, which exceed one bit, correspondingly. For the reading of it, >=2 reference voltages are applied successively to the gate of one selected FET to read the stored logical value of the FET. For example, a staircase wave varying in level successively is supplied from a staircase wave generating circuit 4 by timing signals t1-t3 to the FET20 whose gate connects with lead lines a0-a3 selected by address input signals A0 and A1, and the data line output of a memory cell array 2 is read through a sense amplifier 3 and a selecting circuit 5.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP550881A JPS57120299A (en) | 1981-01-17 | 1981-01-17 | Read-only memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP550881A JPS57120299A (en) | 1981-01-17 | 1981-01-17 | Read-only memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57120299A true JPS57120299A (en) | 1982-07-27 |
Family
ID=11613131
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP550881A Pending JPS57120299A (en) | 1981-01-17 | 1981-01-17 | Read-only memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57120299A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0634750A2 (en) * | 1993-07-12 | 1995-01-18 | Kabushiki Kaisha Toshiba | Apparatus and method for reading multi-level data stored in a semiconductor memory |
EP0649147A1 (en) * | 1993-10-11 | 1995-04-19 | Texas Instruments France | Increased capacity storage device |
-
1981
- 1981-01-17 JP JP550881A patent/JPS57120299A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0634750A2 (en) * | 1993-07-12 | 1995-01-18 | Kabushiki Kaisha Toshiba | Apparatus and method for reading multi-level data stored in a semiconductor memory |
EP0634750A3 (en) * | 1993-07-12 | 1996-01-10 | Toshiba Kk | Apparatus and method for reading multi-level data stored in a semiconductor memory. |
US5852575A (en) * | 1993-07-12 | 1998-12-22 | Kabushiki Kaisha Toshiba | Apparatus and method for reading multi-level data stored in a semiconductor memory |
EP0649147A1 (en) * | 1993-10-11 | 1995-04-19 | Texas Instruments France | Increased capacity storage device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4800533A (en) | Semiconductor nonvolatile memory device | |
EP0111868A3 (en) | A memory system for storing analog information | |
EP1158532A3 (en) | Semiconductor memory device | |
EP1168362A3 (en) | Flash memory with improved erasability and its circuitry | |
JPS5564686A (en) | Memory unit | |
JPS563499A (en) | Semiconductor memory device | |
US4536859A (en) | Cross-coupled inverters static random access memory | |
US4374430A (en) | Semiconductor PROM device | |
TW332878B (en) | Register file | |
EP0137135A3 (en) | Semiconductor memory | |
JPS56134390A (en) | Rom element | |
JPH0561720B2 (en) | ||
EP0088421B1 (en) | Semiconductor memory device having tunnel diodes | |
WO1983001147A1 (en) | Memory with permanent array division capability | |
JPS57176587A (en) | Semiconductor ram device | |
US4751678A (en) | Erase circuit for CMOS EEPROM | |
JPS57120299A (en) | Read-only memory | |
US5022002A (en) | Programmable ROM having a reduced number of power source terminals | |
JPS5769584A (en) | Non-volatile semiconductor memory | |
KR910000138B1 (en) | Data read circuit for use in semiconductor memory device | |
JPS6118836B2 (en) | ||
JPS5641593A (en) | Semiconductor memory unit | |
ES8501558A1 (en) | Integrated semiconductor memory. | |
JPS56114199A (en) | Nonvolatile semiconductor memory device | |
JPS5514588A (en) | Semiconductor dynamic memory unit |