JPS57114927A - Controlling transmitter - Google Patents

Controlling transmitter

Info

Publication number
JPS57114927A
JPS57114927A JP84781A JP84781A JPS57114927A JP S57114927 A JPS57114927 A JP S57114927A JP 84781 A JP84781 A JP 84781A JP 84781 A JP84781 A JP 84781A JP S57114927 A JPS57114927 A JP S57114927A
Authority
JP
Japan
Prior art keywords
line
lines
data
main body
transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP84781A
Other languages
Japanese (ja)
Inventor
Kazuo Imayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP84781A priority Critical patent/JPS57114927A/en
Publication of JPS57114927A publication Critical patent/JPS57114927A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To enable to assign the same frequency to a transmission and reception circuit, by providing transmission data lines and reception data lines in separation, in a multi-frequency data bus provided amoung a control device main body and a plurality of process controllers. CONSTITUTION:A control device main body 1 is connected to an address line AL, reception data line RL, and transmission data line TL of a data bus DB, an operation controller 2 is connected to the lines AL, RL, TL, and process controllers 3a, 3b are connected to the lines AL, TL, and AL, RL respectively. For example, the device 3a outputs a process data to the line TL and a device key address to the line AL. The main body 1 makes operation processing based on the process data and the result is outputted to the line RL. The device 3b is received from the lines AL, RL for a specified operation. The device 2 also receives from the lines AL, RL for the operation instructed by the main body 1. In this case, the device 2 makes transmission of an answer back data to the main body 1 via the line TL.
JP84781A 1981-01-07 1981-01-07 Controlling transmitter Pending JPS57114927A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP84781A JPS57114927A (en) 1981-01-07 1981-01-07 Controlling transmitter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP84781A JPS57114927A (en) 1981-01-07 1981-01-07 Controlling transmitter

Publications (1)

Publication Number Publication Date
JPS57114927A true JPS57114927A (en) 1982-07-17

Family

ID=11485024

Family Applications (1)

Application Number Title Priority Date Filing Date
JP84781A Pending JPS57114927A (en) 1981-01-07 1981-01-07 Controlling transmitter

Country Status (1)

Country Link
JP (1) JPS57114927A (en)

Similar Documents

Publication Publication Date Title
EP0166424A3 (en) Data processing apparatus having an input/output controller for controlling interruptions
EP0197768A3 (en) Digital control systems for electronic apparatus
JPS54112106A (en) Data transmission system
JPS57114927A (en) Controlling transmitter
JPS5784645A (en) By-pass circuit
JPS54134526A (en) Terminal equipment
JPS56152038A (en) Data transfer processor
MY113165A (en) Communication control method and apparatus
JPS575141A (en) Bus control system
JPS5776621A (en) Data processing system having input and output system
JPS55123704A (en) Maintenance device of control unit
JPS56152390A (en) Trunk control interface circuit
JPS57133735A (en) Data transmission device
JPS644848A (en) Data communication system
JPS54145451A (en) Data collector unit
JPS57138240A (en) Hairpin network
JPS6471237A (en) Information processing system
JPS6476251A (en) Data bus terminal equipment
JPS57174721A (en) Power supply controller
JPS54116589A (en) Remote supervisory equipment
JPS57176441A (en) Data transfer system
JPS57193148A (en) Transmission system for time division multiplex signal
JPS56154849A (en) Circuit monitoring system of communication controller
JPS57147352A (en) Data transmission system
JPS5776622A (en) Data processing system