JPS57100682A - Address buffer memory system - Google Patents

Address buffer memory system

Info

Publication number
JPS57100682A
JPS57100682A JP55176974A JP17697480A JPS57100682A JP S57100682 A JPS57100682 A JP S57100682A JP 55176974 A JP55176974 A JP 55176974A JP 17697480 A JP17697480 A JP 17697480A JP S57100682 A JPS57100682 A JP S57100682A
Authority
JP
Japan
Prior art keywords
information
addresses
buffer memory
physical
accessed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55176974A
Other languages
Japanese (ja)
Inventor
Masanobu Akagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55176974A priority Critical patent/JPS57100682A/en
Priority to US06/328,774 priority patent/US4482952A/en
Priority to FR8123302A priority patent/FR2496315A1/en
Publication of JPS57100682A publication Critical patent/JPS57100682A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1054—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently physically addressed

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To attain high-speed access to a large-scale buffer memory under simple control, by providing the buffer memory and a control table, which are accessed by virtual addresses, and by using physical addresses for the confirmation of the presence of information in the buffer memory. CONSTITUTION:An address converting means 200, when finding that physical addresses corresponding to logical addresses set in registers 111-113 are not present in a conversion table 300, supplies the physical addresses to the table 300. A buffer memory 400 is accessed by using the E and R of the registers 111-113 as addresses, and a control table 500 is accessed by the same addresses with the memory 400. Then, information in a physical address Q equivalent to a bit position equivalent to the E is also included in physical address information stored in the table 500. Further, all pieces of information higher in order than the R common to respective formats are included in the physical address information with which it is judged finally whether information is present in the memory 400 or not, thereby securing the judgement of the presence of the information.
JP55176974A 1980-12-15 1980-12-15 Address buffer memory system Pending JPS57100682A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP55176974A JPS57100682A (en) 1980-12-15 1980-12-15 Address buffer memory system
US06/328,774 US4482952A (en) 1980-12-15 1981-12-08 Virtual addressing system using page field comparisons to selectively validate cache buffer data on read main memory data
FR8123302A FR2496315A1 (en) 1980-12-15 1981-12-14 BUFFER MEMORY SYSTEM

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55176974A JPS57100682A (en) 1980-12-15 1980-12-15 Address buffer memory system

Publications (1)

Publication Number Publication Date
JPS57100682A true JPS57100682A (en) 1982-06-22

Family

ID=16022959

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55176974A Pending JPS57100682A (en) 1980-12-15 1980-12-15 Address buffer memory system

Country Status (1)

Country Link
JP (1) JPS57100682A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5415620A (en) * 1977-07-06 1979-02-05 Nec Corp Buffer memory unit
JPS55122286A (en) * 1979-03-10 1980-09-19 Fujitsu Ltd Data processing system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5415620A (en) * 1977-07-06 1979-02-05 Nec Corp Buffer memory unit
JPS55122286A (en) * 1979-03-10 1980-09-19 Fujitsu Ltd Data processing system

Similar Documents

Publication Publication Date Title
ES459518A1 (en) Plural virtual address space processing system
ES432147A1 (en) Buffered virtual storage and data processing system
KR890003688B1 (en) Buffer-storage control system
ES8405177A1 (en) Address translation buffer control system.
EP0387871A3 (en) Extended memory address control system
CA2021878A1 (en) Virtual storage address space access control system
JPS6413634A (en) Virtual computer system
JPS57100682A (en) Address buffer memory system
EP0140533A3 (en) Time shared translation buffer
JPS559228A (en) Memory request control system
JPS5786180A (en) Memory device having address converting mechanism
JPS5755581A (en) Address converting system
JPS56153452A (en) Virtual computer system
JPS558628A (en) Data processing system
CA2032746A1 (en) Arrangement for translating logical page addresses to corresponding real ones in data processing system
JPS5558874A (en) Information processing system
JPS5782269A (en) Tlb control system
JPS5724083A (en) Buffer memory
JPS56101684A (en) Information processing system
JPS5733472A (en) Memory access control system
JPS5564693A (en) Buffer memory unit
JPS57169984A (en) Address comparing system
JPS54145439A (en) High-speed address converter
JPS5724088A (en) Buffer memory control system
JPS57212678A (en) Buffer storage device