JPS5698937A - Input and output characteristic conversion system by digital circuit - Google Patents
Input and output characteristic conversion system by digital circuitInfo
- Publication number
- JPS5698937A JPS5698937A JP193480A JP193480A JPS5698937A JP S5698937 A JPS5698937 A JP S5698937A JP 193480 A JP193480 A JP 193480A JP 193480 A JP193480 A JP 193480A JP S5698937 A JPS5698937 A JP S5698937A
- Authority
- JP
- Japan
- Prior art keywords
- data
- input
- memory
- bits
- correction value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
PURPOSE:To enable remarkable cost reduction, by the characteristic conversion with digital memories having the data output of n' bits less than the address input of n bits. CONSTITUTION:The correction value correcting the difference between the nonlinear characteristic input data 1 and the linear characteristic output data 2, is obtained. This correction value is stored in the digital memory 3 having the address input of n bits and the data output of n' bits less than that. Next, the address of the memory 3 is selected with the parallel binary nonlinear characteristic input data 1 to read out this correction value. When the data read out from the memory 3 and the data 1 are input to the full adder 4 for subtraction and addition, the linear characteristic output data 2 is obtained from the adder 4. Thus, the capacity of the memory 3 can remarkably be reduced and remarkable cost reduction can be made.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP193480A JPS5698937A (en) | 1980-01-11 | 1980-01-11 | Input and output characteristic conversion system by digital circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP193480A JPS5698937A (en) | 1980-01-11 | 1980-01-11 | Input and output characteristic conversion system by digital circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5698937A true JPS5698937A (en) | 1981-08-08 |
Family
ID=11515428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP193480A Pending JPS5698937A (en) | 1980-01-11 | 1980-01-11 | Input and output characteristic conversion system by digital circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5698937A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0289109A (en) * | 1988-09-02 | 1990-03-29 | Toshiba Corp | Sine wave generation circuit |
-
1980
- 1980-01-11 JP JP193480A patent/JPS5698937A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0289109A (en) * | 1988-09-02 | 1990-03-29 | Toshiba Corp | Sine wave generation circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1346698A (en) | Digital filter | |
JPS5248423A (en) | Transmission system of facsimile signal | |
US4561065A (en) | Arithmetic processing device using sampled input data and several previous output data | |
JPS5737925A (en) | High-speed hadamard converter | |
KR850003619A (en) | Digital protective relay | |
KR910006838A (en) | Digital addition circuit | |
US5289283A (en) | Inter-frame video filter having selective linear and non-linear transfer characteristics as function of inter-frame differences | |
ES8303863A1 (en) | Table look-up of non-linear functions using reduced-sized rom. | |
JPS5698937A (en) | Input and output characteristic conversion system by digital circuit | |
JPS648717A (en) | Pseudo noise series code generating circuit | |
EP0196044A3 (en) | Image input system | |
KR840002797A (en) | Multi-stage connected ROM for signal processing | |
JPS5511651A (en) | Code error correction device | |
JPS5758280A (en) | Method for making memory address | |
JPS57120155A (en) | Delay process system | |
JPS5713548A (en) | High speed operation system of digital differential analyzer | |
JPS5683154A (en) | Transmission method for pcm data | |
JPS55119739A (en) | Binary-decimal conversion system | |
JPS5665569A (en) | Coding system for video signal | |
JPS5788380A (en) | Decision circuit for leap year | |
JPS573471A (en) | Decoder | |
JPS56149821A (en) | Digital filter device | |
JPS5724080A (en) | Address setting circuit of memory | |
JPS56168465A (en) | Key telephone control circuit | |
JPS54130023A (en) | External information input system in signal processing system using microcomputer |