JPS5683883A - Semiconductor storage device - Google Patents

Semiconductor storage device

Info

Publication number
JPS5683883A
JPS5683883A JP16131779A JP16131779A JPS5683883A JP S5683883 A JPS5683883 A JP S5683883A JP 16131779 A JP16131779 A JP 16131779A JP 16131779 A JP16131779 A JP 16131779A JP S5683883 A JPS5683883 A JP S5683883A
Authority
JP
Japan
Prior art keywords
circuit
select
line
driving
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16131779A
Other languages
Japanese (ja)
Other versions
JPS618514B2 (en
Inventor
Junichi Inoue
Tsuneo Mano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP16131779A priority Critical patent/JPS5683883A/en
Publication of JPS5683883A publication Critical patent/JPS5683883A/en
Publication of JPS618514B2 publication Critical patent/JPS618514B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)

Abstract

PURPOSE:To restrain the time margin between the select operation and the driving operation to the required minimum to improve the operation speed, by controlling applying of driving clocks through a false select unit circuit equivalent to a select unit circuit. CONSTITUTION:The address from line address generating circuit 7 is applied to not only line select unit circuit 6 of line select circuit 5 but also false select unit circuit 18 equivalent to circuit 6; and when selection of line driving unit circuit 4 corresponding to line driving circuit 3 is completed through circuit 6, the operation of circuit 18 is completed, and this completion is detected by voltage detecting circuit 19. Clock generating circuit 18 is controlled through this circuit 19 to prevent erroneous operations such as the driving operation before completion of the select operation; and when circuit 18 is arranged farther from circuit 6 than circuit 6 to cope with the operation time dependent upon the position and circuit 18 is constituted equivalently to circuit 6 of the slowest operation dependent upon the address, the time margin between the line select operation and the line driving operation becomes a minimum. The similar operation is performed for the column, and the needless margin time does not exist, and the operation speed of the storage device is not reduced.
JP16131779A 1979-12-12 1979-12-12 Semiconductor storage device Granted JPS5683883A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16131779A JPS5683883A (en) 1979-12-12 1979-12-12 Semiconductor storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16131779A JPS5683883A (en) 1979-12-12 1979-12-12 Semiconductor storage device

Publications (2)

Publication Number Publication Date
JPS5683883A true JPS5683883A (en) 1981-07-08
JPS618514B2 JPS618514B2 (en) 1986-03-14

Family

ID=15732790

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16131779A Granted JPS5683883A (en) 1979-12-12 1979-12-12 Semiconductor storage device

Country Status (1)

Country Link
JP (1) JPS5683883A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02223095A (en) * 1988-11-17 1990-09-05 Nec Corp Semiconductor circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02223095A (en) * 1988-11-17 1990-09-05 Nec Corp Semiconductor circuit

Also Published As

Publication number Publication date
JPS618514B2 (en) 1986-03-14

Similar Documents

Publication Publication Date Title
JPS5210633A (en) Driving circuit for liquid crystal indication device
JPS5683883A (en) Semiconductor storage device
JPS5358736A (en) Input/output control system for mos dynamic random access memory
JPS5235537A (en) Mos memory unit
JPS53111247A (en) Control system for memory unit
JPS5219925A (en) Memory unit
JPS5394835A (en) Memory unit
JPS51140528A (en) Magnetic bubble module
JPS5710853A (en) Memory device
JPS5538604A (en) Memory device
JPS53142141A (en) Static semiconductor memory
JPS5392638A (en) Information processing unit
JPS53121435A (en) Arithmetic operation control unit
JPS5354429A (en) Memory device
JPS5383543A (en) Microprogram control unit
JPS57123596A (en) Semiconductor storage circuit device
JPS52102044A (en) Controller
JPS51140520A (en) High speed write device
JPS5210039A (en) Supplemental controller of data processer
JPS5313849A (en) Output circuit
JPS5228083A (en) Numerical control device for continuous threading
JPS5363934A (en) Direct memory access control system
JPS54109327A (en) Display recorder
JPS5329481A (en) Driving control circuit for reversible moving body
JPS5246423A (en) Control circuit of small-sized direct current motor