JPS5644924A - Transmission control system - Google Patents

Transmission control system

Info

Publication number
JPS5644924A
JPS5644924A JP12172079A JP12172079A JPS5644924A JP S5644924 A JPS5644924 A JP S5644924A JP 12172079 A JP12172079 A JP 12172079A JP 12172079 A JP12172079 A JP 12172079A JP S5644924 A JPS5644924 A JP S5644924A
Authority
JP
Japan
Prior art keywords
data
output
input device
control codes
cpu1
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12172079A
Other languages
Japanese (ja)
Inventor
Haruka Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP12172079A priority Critical patent/JPS5644924A/en
Publication of JPS5644924A publication Critical patent/JPS5644924A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To make it unnecessary that each terminal device inputs and outputs address information, by adopting the constitution where each terminal device is fixed by the number of control codes.
CONSTITUTION: In case that CPU1 transmits data to the fourth output device, output data with three control codes added is transmitted to interface cable 14. The first output device deletes one control code and transmits output data with two control codes added to the second output device. Thus, only data comes to the fourth output device. Then, the fourth output device fetches data unconditionally. In case that the seventh input device transfers data to CPU1, only data is output to the sixth input device. The sixth input device adds a control code to receiving data and outputs data to the fifth input device. Thus, CPU1 receives six control codes and data. As a result, the input device from which data is transferred can be discriminated.
COPYRIGHT: (C)1981,JPO&Japio
JP12172079A 1979-09-21 1979-09-21 Transmission control system Pending JPS5644924A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12172079A JPS5644924A (en) 1979-09-21 1979-09-21 Transmission control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12172079A JPS5644924A (en) 1979-09-21 1979-09-21 Transmission control system

Publications (1)

Publication Number Publication Date
JPS5644924A true JPS5644924A (en) 1981-04-24

Family

ID=14818204

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12172079A Pending JPS5644924A (en) 1979-09-21 1979-09-21 Transmission control system

Country Status (1)

Country Link
JP (1) JPS5644924A (en)

Similar Documents

Publication Publication Date Title
JPS57105023A (en) Data transfer system
JPS647232A (en) Inference processor
JPS5535576A (en) Storage-type facsimile sequential multiple address device
JPS5644924A (en) Transmission control system
JPS5578323A (en) Data transfer system
JPS55118138A (en) Priority control system
JPS5255315A (en) Data transmission control unit
JPS55138141A (en) Printer share mechanism
JPS57113140A (en) Generating device for output format
JPS54531A (en) Channel control system
JPS54161854A (en) Input/output control system for information processor
JPS5478639A (en) Input/output control unit
JPS55142476A (en) Address conversion system for information processing system
JPS57199040A (en) Synchronizing device for data transfer
JPS54136145A (en) Data transfer control unit
JPS5539920A (en) Pipeline multiplication system
JPS57182250A (en) Information processor
JPS54114945A (en) Information processing system
Mead Demonstration of the use of VLSI design rules, standards, and interfaces
JPS5668043A (en) Asynchronous full duplex signal transmitter
JPS54113223A (en) Input/output connector
Depellegars et al. Guidance-piloting simulator: Definition and outline of missile guidance and piloting functions
JPS5532187A (en) Data transmission control device
JPS5452922A (en) Data preset system
JPS53103334A (en) Input/output control system for information processor